Cornell University
School of Electrical and Computer Engineering
ECE 6745 Complex Digital ASIC Design
Spring 2026
Prof. Christopher Batten
219 Phillips Hall • Tuesday and Thursday • 1:25–2:40pm
home | syllabus | staff | schedule | readings | handouts | resources
Miscellaneous Handouts
- Course Syllabus
- Next Steps after First Lecture
- TinyFlow 180nm Design Rule Manual
- Project Report Assessment Rubric
- Project Ideas
- Tiny RISC-V Instruction Set Specification
Lecture Handouts
- Course Overview (notes)
- T01: Basic CMOS Devices
- T02: Basic Standard Cells
- T03: Basic Front-End Flow
- T04: Basic Back-End Flow
- T05: Advanced CMOS Devices
- T06: Advanced Standard Cells
- T07: Advanced Memories
- T08: Advanced Front-End Flow
- T09: Advanced Back-End Flow
Lab Handouts
- Lab 1: Full-Custom Inverter (github)
- Lab 2: Standard-Cell Inverter (github)
- Lab 3: TinyFlow Front End (github)
- Lab 4: TinyFlow Back End (github)
- Lab 5: TinyRV2 Accelerators (github)
- Lab 6: Commercial Front-End Flow (github)
- Lab 7: Commercial Back-End Flow (github)
- Lab 8: Commercial Block Flow (github)
- Lab 9: Commercial Chip Flow (github)
Project Handouts
- Project 1: TinyFlow Tape-Out
- Project 2: Accelerator Tape-Out
- Part A: Software & Testing
- Part B: Accelerator RTL Milestone
- Part C: Accelerator RTL Design
- Part D: ASIC Evaluation
- Part E: Tape-Out and Report