
# ECE 6745 Complex Digital ASIC Design Topic 4: Full-Custom Design Methodology

#### **Christopher Batten**

School of Electrical and Computer Engineering Cornell University

http://www.csl.cornell.edu/courses/ece6745

## Part 1: ASIC Design Overview




# Agenda

#### Design Domains, Abstractions, and Principles Modularity Hierarchy


- Encapsulation
- Regularity
- Extensibility

# **Full-Custom Design**

#### Behavioral, Structural, and Physical Abstractions




#### Behavioral, Structural, and Physical Abstractions



Adapted from [Ellervee'04]

#### **Computer Engineering Stack Abstractions**




# **Design Principles in VLSI Design**


Modularity – Decompose into components with well-defined interfaces

- Hierarchy Recursively apply modularity principle
- Encapsulation Hide implementation details from interfaces
- Regularity Leverage structure at various levels of abstraction
- Extensibility Include mechanisms/hooks to simplify future changes

# **Design Principle: Modularity**




- Separate design into components w/ well-defined interfaces
- Reason, design, and test components in isolation
- Interface may or may not encapsulate implementation



# **Design Principle: Modularity**


Modularity can also impact electrical and physical characteristics

#### **Electrical Modularity**




What happens if we cascade many of these tranmission gate multiplexers?

#### **Physical Modularity**




## **Design Principle: Hierarchy**



Recursively apply modularity principle until complexity of submodules is manageable


## **Design Principle: Hierarchy**



# **Design Principle: Encapsulation**


- Modularity requires well-defined interfaces, but these interfaces might still expose significant implementation details (e.g., interface in control/datapath split reveals many details of the implementation)
- Choose interfaces that hide implementation details where possible to enable more robost composition
- Lab 1 multipliers all use a latency-insensitve val/rdy message interface to hide timing details, any one of these can be swaped into a processor and should work without modification
  - Fixed-latency iterative multiplier
  - Variable-latency iterative multplier
  - Pipelined multiplier

# **Design Principle: Regularity**




- Modularity, hierarchy, and encapsulation can still lead to many different kinds of modules which can increase design complexity
- Choose a hierarchical decomposition to leverage structure and thus faciliate reuse and reduce complexity
- Both structural and physical regularity can be exploited

# **Design Principle: Regularity**




# **Design Principle: Extensibility**



Simple form of polymorphism enables varying bitwidth of operands

Difficult with full-custom design methodology!



Parameterization of network and caches enables reuse; static elaboration could enable varying the number of cores and the types of components


# Agenda


# Design Domains, Abstractions, and Principles

# **Full-Custom Design**

Cells Datapaths Memories Control

# **Full Custom Design**






Key is that all circuits and transistors are optimized for specific context


#### Intel 4004

## **Overview of Full Custom Design Methodology**



# **Custom Cells: Lambda-Based Design Rules**

One lambda = one half of the "minimum" mask dimension, typically the length of a transistor channel. Usually all edges must be "on grid", e.g., in the MOSIS scalable rules, all edges must be on a lambda grid.




19 / 53

Design Domains, Abstractions, and Principles

Full-Custom Design 

#### **Custom Cells: Sample "Lambda" Layout**




#### **Custom Cells: Lambda vs. Micron Rules**


Lambda-based design rules are based on the assumption that one can scale a design to the appropriate size before manufacture. The assumption is that all manufacturing dimensions scale equally, an assumption that "works" only over some modest span of time. For example: if a design is completed with a poly width of  $2\lambda$  and a metal width of  $3\lambda$  then minimum width metal wires will always be 50% wider than minimum width poly wires.

Consider the follo data from Weste	5	lambda rule	lambda = 0.5u	micron rule	
Table 3.2:	contacted metal pitch	1λ	0.5µ	0.375µ	
	1/2 * contact size	1λ	0.5µ	0.5µ	
	contact surround	3λ	1.5µ	1.Oµ	
	metal-to-metal spacing	1λ	0.5µ	0.5µ	
	contact surround	1λ	0.5µ	0.375µ	
	1/2 * contact size	7λ	3.5µ	2.75µ	
			Scaled de	sign is legal larger than to be!	
				Adapted from	ı [Terman'02]


## **Custom Cells: Sticks and Compaction**




Stick diagram




Horizontal constraints for compaction in X



Compact X then Y



Compact Y then X




Compact X with jog insertion, then Y


#### Custom Cells: Example Stick Diagram

inv	inv	tgate		inv	inv	tgate		tgate		inv	inv	tgate		inv	inv	inv	tgate		inv	tgate		inv	inv		tgate		nv	tgate	inv	
XY	XY	enb □χ □	Y	ΧΥ	XY	enb □χ □	Y	enb □ X □	Y	ХY	ΧΥ	enb □χ □	Y	X Y DD Q	X Y DD Q		enb □ X □	Y	XY DD Q	enb □ χ □	Y	X Y DD Q	X Y DD Q	X Y DD Q	enb □ χ □	Y	XY DD Q	enb □ χ Υ □ □		
			en				en		en				en	Q	Q	Q		en	Q		en	Q	Q	Q		en	Q		en Q	
			en D				en D		en D				en D		Q	Q D D X Y		en D	Q D D X Y		en D	Q D D X Y								
XY	XY	□ X enb	Ϋ́	X Y	XY	enb	□ Y	□ X enb	Ϋ́	XY		enb	Ϋ́	ХY	ΧΥ	XΫ	enb	Ϋ́		D X enb	Ϋ́	ΧŸ								
	inv inv	tgate tgate		inv inv	inv inv	tgate tgate		tgate tgate				tgate tgate		inv inv	inv inv	inv inv	tgate tgate			tgate tgate		inv inv	inv	inv	taata		nv	taata	inv	
																	enb								tgate enb			tgate e <u>n</u> b		
		enb □ χ □	°_	ΧΥ	XY	enb □ χ □	Ě_	enb □ χ □	Ϋ́	ΧΥ	ΧΥ	enb □ χ □	°_	X Y Q	X Y D D Q	Q X Y	enb □χ □	Ϋ́_	X Y Q	enb □ χ □	Ϋ́_	XY DD Q	XY DD Q	XY Q	enb □ χ □	Ϋ́_	X Y Q	enb □χ γ □□□		
			en				en		en				en	Q	Q	Q		en	Q		en	Q	Q	Q		en	Q		en Q	
			en D				en □		en 🗖				en D		0	0		en □	0		en □	о								
XY	XY	$\begin{bmatrix} \mathbf{D} \\ \mathbf{D} \\ \mathbf{X} \\ enb \end{bmatrix}$	Ϋ́	XY	XY	$\begin{bmatrix} \mathbf{D} \\ \mathbf{D} \\ \mathbf{X} \\ enb \end{bmatrix}$	Ϋ́	∎ X enb	Ϋ́	XY	ХY	∎X enb	Ϋ́	ЦЦ ХҮ	Q DD XY	Q D X Y	□ X enb	Ϋ́	Q D D X Y	$\begin{bmatrix} \mathbf{D} \\ \mathbf{D} \\ \mathbf{X} \\ enb \end{bmatrix}$	Y	<b>Q</b> D D X Y								
inv	inv	enb tgate		inv	inv	enb tgate		enb tgate		inv	inv	enb tgate		inv	inv	inv	enb tgate		inv	enb tgate		inv								
	inv	tgate		inv	inv	tgate		tgate		inv	inv	tgate		inv	inv	inv	tgate			tgate			inv		tgate			tgate	inv	
XY	XY	enb □χ	Y	XY	XY	enb □χ	Y	enb □χ	Y	ΧΥ	ΧΥ	enb □χ □	Y	ΧY	ХY	ХY	enb □χ □	Y	ΧY	enb □χ □	Ϋ́	ХY	ХY	ΧY	enb □ χ □	Y	ХY	enb □χ γ □□□	XY	
	D		en				en		en				en	X Y Q	X Y Q	Q X Y		en	X Y Q	U	en	Q V V Q	X Y Q	X Y Q		en	X Y Q		$\begin{bmatrix} X Y \\ \Box \Box \\ Q \end{bmatrix}$	
			en				en		en				en					en			en									
			en D Y	ПП ХҮ			en D Y		en D Y		ПП ХҮ		en D Y	ПП ХҮ	Q DD XY	Q D X Y		en D Y	Q DD X Y		en D Y	<b>Q</b> D D X Y								
XY	ХҮ		Y	ХҮ	ХҮ	enb	Y	□ X enb	Y	ХҮ		enb	Y	ΧY	ХҮ	XY	enb	Y		□ X enb	Y	ХҮ								
 inv	inv	tgate		inv	inv	tgate		tgate		inv	inv	tgate		inv	inv	inv	tgate		inv	tgate		inv								

## Custom Cells: Example Stick Diagram




# **Custom Cells: Cell "Styles"**



#### <u>Vertical Gates</u>

Good for circuits where fets sizes are similar and each gate has limited fanout. Best choice for multiple input static gates and for datapaths.




#### <u>Horizontal Gates</u>

Good for circuits where long and short fets are needed or where nodes must control many fets. Often used in multiple-output complex gates (e.g, sum/carry circuits). What about routing signals between gates? Note that both layouts block metal/poly routing inside the cell. Choices: metal2 routing over the cell or routing above/below the cell.


- avoid long (> 50
   squares) poly runs
- don't "capture" white
   space in a cell
- don't obsess over the layout, instead make a second pass, optimizing where it counts

# **Custom Cells: Optimizing Connections**




Which does this gate do? Which is better considering node capacitances?


# **Custom Cells: Optimizing Large Transistors**





Which is better considering wire resistances? Which is better considering node capacitances?

# **Custom Cells: Optimizing Diffusion Sharing**











## **Custom Cells: Optimizing Across Cells**



What does this cell do? What if we want to replicate this cell vertically to process

many bits in parallel?


# **Custom Cells: Optimizing Across Cells**



ECE 6745


30 / 53

#### **Custom Cells: Merging Simple Cells**




Two latch implementations: Left implementation composes primitive gates, while right implementation uses single tightly integrated gate Adapted from [Weste'11]

## **Custom Datapaths, Memories, Control**




#### **Custom Datapaths, Memories, Control**




Adapted from [Weste'11]

### **Custom Datapaths: PC Generation Unit**




# **Custom Datapaths: Bitslices**

- Implement datapath as single bit slices, contain one bit from each functional unit
- Route each bus bit position within bitslice



# **Custom Datapaths: Bit Pitch**

- Height of each bit slice depends on:
  - height of tallest cell in entire bitslice
  - maximum number of buses running through any cell in bitslice



## **Custom Datapaths: PC Gen Example**

Bus rip out at right angles

1191 - Diffe	
11 Sleept	
<u> states of a</u>	
1850 - anda	


Buses routed by side of cells

#### In 1.0 $\mu$ m, 2-metal CMOS process

Adapted from [Terman'02]


## **Custom Datapaths: Datapath Library Cells**

- Have to choose maximum datapath cell height
  - Too high, wastes area in simple cells
  - Too small, squeezes complex cells. Grow superlinearly in length dimension, so also wastes area.
- Compromise, around 8-12 metal tracks works OK




# **Custom Datapaths: Optimizing Datapath Layout**


Reduce congestion by rearranging datapath components to minimize required number of vertical tracks per bitslice




## **Custom Datapaths: MIPS Datapath Track Allocation**




#### **Custom Datapaths: MIPS Datapath Example (1)**




# **Custom Datapaths: MIPS Datapath Example (2)**






#### **Custom Memories: Register File Circuits**



ECE 6745


## **Custom Memories: Register File Circuits**




Adapted from [Weste'11]

45 / 53

#### **Custom Memories: SRAM Circuits**




#### **Custom Memories: SRAM Layout**




# **Custom Memories: SRAM**

- Regular arrays built with cells that abut in two dimensions
  - Have to pitch match in both dimensions



#### **Finite-State-Machine Control Unit**




ECE 6745

49 / 53


Design Domains, Abstractions, and Principles

Full-Custom Design •


#### **Full Custom Control Logic with PLA**




# **Top-Level Chip Floorplan**



## **Final Full-Custom MIPS Processor**





#### **Acknowledgments**

- [Weste'11] N. Weste and D. Harris, "CMOS VLSI Design: A Circuits and Systems Perspective," 4th ed, Addison Wesley, 2011.
- [Terman'02] C. Terman and K. Asanović, MIT 6.371 Introduction to VLSI Systems, Lecture Slides, 2002.
- [Ellervee'04] P. Ellervee, IAY3714 VLSI Synthesis and HDLs, Lecture Slides, 2004.