Cornell University
School of Electrical and Computer Engineering
ECE 2300 / ENGRD 2300
Digital Logic and Computer Organization
Fall 2025
Prof. Christopher Batten
Tue/Thu @ 11:40–12:55pm • 155 Olin Hall
home | syllabus | staff | schedule | handouts | readings | resources
Miscellaneous Handouts
Lecture Handouts
- Course Overview (NVIDIA Blackwell video, results from activity)
- T01: Digital Circuits (problems)
- T02: Combinational Logic (problems)
- T03: Boolean Algebra (problems)
- T04: Combinational Building Blocks (cla, problems, problems2025)
- T05: Number Systems (2comp-add, problems, problems2025)
- T06: Sequential Logic (skew, problems)
- T07: Finite State Machines (update, example, lab3 worksheet, problems, problems2025)
- T08: Sequential Building Blocks (update, proglogic, problems)
- T09: Instruction Set Architecture (uarch)
- T10: Single-Cycle Processors
Quiz Handouts
- Quiz 1: Collaboration and AI Policy (solution)
- Quiz 2: Digital Circuits (solution)
- Quiz 3: Combinational Logic Timing (solution)
- Quiz 4: Karnaugh Maps (solution)
- Quiz 5: Sequential Gate-Level Timing (solution)
- Quiz 6: Finite State Machines (solution)
Section Handouts
- Section 1: Linux Development Environment (github)
- Section 2: Verilog Combinational Gate-Level Design (github,worksheet)
- Section 3: Verilog Testing (github)
- Section 4: Lab 2 Head Start (github,worksheet)
- Section 5: Verilog Combinational RTL Desgn (github)
- Section 6: Lab 3 Head Start (github)
- Section 7: Verilog Memory Arrays (github)
- Section 8: ISA Simulators (github)
Lab Handouts
- Coding Conventions
- FPGA Development Primer
- Lab 1: Five-Bit Numeric Display
- Lab 2: Two-Function Calculator
- Lab 3: Music Player
- Lab 4: TinyRV1 Processor