


ECE 2300 Digital Logic and Computer Organization Fall 2025

Topic 6: Sequential Logic

School of Electrical and Computer Engineering
Cornell University

revision: 2025-10-29-22-38

1	Latches, Flip-Flops, and Registers	3
1.1.	SR Latch	3
1.2.	D Latch	5
1.3.	D Flip-Flop	6
1.4.	D Flip-Flop with Synchronous Reset	7
1.5.	D Flip-Flop with Synchronous Reset and Enable	7
1.6.	Multi-Bit Register	8
2	Sequential Gate-Level Networks	9
3	Sequential Gate-Level Timing	15
3.1.	Setup Time	18
3.2.	Hold Time	23
3.3.	Clock Skew	28
3.4.	Timing Constraints in Practice	31
3.5.	Summary of Sequential Gate-Level Timing	33
4	Verilog Modeling	34




Copyright © 2025 Christopher Batten. All rights reserved. This handout was prepared by Prof. Christopher Batten at Cornell University for ECE 2300 / ENGRD 2300 Digital Logic and Computer Organization. Download and use of this handout is permitted for individual educational non-commercial purposes only. Redistribution either in part or in whole via both commercial or non-commercial means requires written permission.


1. Latches, Flip-Flops, and Registers

- *Combinational Logic*: outputs only depend on current inputs
- *Sequential Logic*: outputs depend on current inputs *and previous inputs*

1.1. SR Latch



S	R	W	Q
0	0		
0	1		
1	0		
1	1		





- *SR Latch*: bi-stable state element with set and reset inputs

- Let's create a new kind of truth table
- Treat Q_{prev} as an input and Q_{next} as an output


S	R	Q_{prev}	W	Q_{next}	$Q_{next,next}$
0	0	0			
0	0	1			
0	1	0			
0	1	1			
1	0	0			
1	0	1			
1	1	0			
1	1	1			

1.2. D Latch

- *SR Latch*: Asserting one input determines not only *what* the new state should be but also *when* it should change
- *D Latch*: One input controls *what* the next state should be, while second input controls *when* the state should change





clk	D	$\overline{D}$	S	R	W	Q
0	0					
0	1					
1	0					
1	1					




1.3. D Flip-Flop


- *D Latch*: Input is *sampled* continuously when clock is high
- *D Flip-Flop*: Input is only *sampled* at a specific instance in time (on the rising edge of the clock)




Before Rising Clock Edge




After Rising Clock Edge





1.4. D Flip-Flop with Synchronous Reset



1.5. D Flip-Flop with Synchronous Reset and Enable




1.6. Multi-Bit Register





2. Sequential Gate-Level Networks

- *Combinational truth tables* have one column for every input, intermediate signal, and output; one row for all possible input values
- *Sequential truth tables* have one column for every input, *flip-flop*, intermediate signal, and output; one row for all possible input values *and possible flip-flop values*




Truth Table

<i>A</i>	<i>B</i>	<i>FF</i>	<i>FF_{next}</i>	<i>W</i>	<i>Y</i>
0	0	0			
0	0	1			
0	1	0			
0	1	1			
1	0	0			
1	0	1			
1	1	0			
1	1	1			



- Drawing waveforms for sequential logic over many cycles can become quite tedious
- *Simulation tables* are a more compact way to illustrate waveforms for sequential logic assuming a zero delay model



Explicit-Clock Simulation Table


- Clock signal is shown as a column
- One row per *clock phase*, row shows values during that clock phase

clk	A	B	FF	FF_{next}	W	Y
1	0	1				
0	0	1				
1	0	0				
0	0	0				
1	1	0				
0	1	0				
1	0	1				
1	0	1				

Implicit-Clock Simulation Table


- Clock signal is *not* shown as a column
- One row per *clock cycle*, row shows values when clock is high phase

A	B	FF	FF_{next}	W	Y
0	1				
0	0				
1	0				
0	1				



Truth Table


A	B	C	FF	FF_{next}	W	Y
0	0	0	0			
0	0	0	1			
0	0	1	0			
0	0	1	1			
0	1	0	0			
0	1	0	1			
0	1	1	0			
0	1	1	1			
1	0	0	0			
1	0	0	1			
1	0	1	0			
1	0	1	1			
1	1	0	0			
1	1	0	1			
1	1	1	0			
1	1	1	1			

**Implicit-Clock Simulation Table**

cycle	A	B	C	FF	FF _{next}	W	Y
0	1	1	0				
1	1	1	0				
2	0	1	0				
3	0	1	1				
4	0	1	1				

- Use arrows to show dependencies between values
 - *Horizontal dependency arrows* correspond to combinational logic
 - *Vertical dependency arrows* correspond to sequential logic

Complete the truth table and implicit-clock simulation table for the given sequential gate-level network.



Truth Table

S_1	S_0	$S_{1,next}$	$S_{0,next}$	Y
0	0			
0	1			
1	0			
1	1			

Implicit-Clock Simulation Table


Assume all flip-flops are reset to zero.

cycle	S_1	S_0	$S_{1,next}$	$S_{0,next}$	Y
0					
1					
2					
3					
4					
5					
6					
7					

3. Sequential Gate-Level Timing


- Critical Path for Combinational Gate-Level Networks:** longest propagation path delay from any input to any output

Gate	t_{pd}	t_{cd}
NOT	1τ	1τ
NAND2	2τ	1τ
NOR2	3τ	1τ
AND2	3τ	1τ
OR2	4τ	1τ
XOR2	7τ	1τ
XNOR2	7τ	1τ



Path	Propagation Delay	Critical Path?
A → NOT → NAND2 → NOR2 → Y		
B → NAND2 → NOR2 → Y		
C → NOT → NOR2 → Y		

- Identify all paths from any input to any output




Path

D → AND2 → NOR2 → NOR2 → AND2 → NOR2 → NOR2 → Q


Critical Path for Combinational Gate-Level Networks

- Longest propagation path delay from:
 - any input to any output




Critical Path for Sequential Gate-Level Networks

- Longest propagation path delay from:
 - any input to any output
 - any input to any flip-flop
 - any flip-flop to any output
 - any flip-flop to any flip-flop



3.1. Setup Time




Clock-to-Q Propagation Delay ($t_{pd,cq}$)

Path	Propagation Delay	Critical Path?


Setup Time (t_{setup})


Path	Propagation Delay	Critical Path?




	t_{pd}	t_{cd}
OR2	4τ	1τ
FF (t_{cq})	9τ	
FF (t_{setup})	10τ	
T_C	24τ	

- *clock period* or *cycle time* (T_C): time between rising edges of clock
- *clock frequency* ($f_C = 1/T_C$): rate of rising edges of the clock







	t_{pd}	t_{cd}
XNOR2	7τ	1τ
FF (t_{cq})	9τ	
FF (t_{setup})		10τ
T_C		24τ



Setup Time Constraint



- Setup time constraint is a *race between the clock and data*
 - We want the data to win, we want the data to be sampled by the leader latch before the clock causes the leader latch to become opaque
- How can we fix a setup time violation?
- *Static timing analysis table* for sequential logic shows the *setup time constraints* on every path through the gate-level network that are required to ensure correct operation
- In this course we assume the following are unconstrained
 - paths from input to any output
 - paths from input to any flip-flop
 - paths from any flip-flop to any output
- Each constraint is an inequality which is either:
 - $\geq$ or $\leq$ (satisfied, no timing violation)
 - $\nlessgtr$ or $\nlessgtr$ (not satisfied, timing violation)




	t_{pd}	t_{cd}
NAND2	2τ	1τ
NOR2	3τ	1τ
FF (t_{cq})	9τ	
FF (t_{setup})	10τ	
T_C	21τ	

Path Start Point	Path End Point	Constraint

- Are there any unsatisfied constraints (i.e., timing violations)?
- What is the critical path of this gate-level network?
- What is the minimum clock period (T_C) that would still ensure correct operation?
- What is the maximum clock frequency that would still ensure correct operation?

3.2. Hold Time




Clock-to-Q Contamination Delay ($t_{cd,cq}$)


Path	Contamination Delay	Shortest Path?

Hold Time (t_{hold})


Path	Contamination Delay	Shortest Path?




	t_{pd}	t_{cd}
XNOR2	7τ	1τ
FF (t_{cq})	9τ	2τ
FF (t_{setup})	10τ	
FF (t_{hold})	1τ	
T_C	26τ	



Hold Time Constraint




- Hold time constraint is a *race between the clock and data*
 - We want the clock to win, we want the clock to cause the leader latch to become opaque before the data is sampled
- How can we fix a hold time violation?
- *Static timing analysis table* for sequential logic shows *the setup and hold time constraints* on every path through the gate-level network that are required to ensure correct operation
- In this course we assume the following are unconstrained
 - paths from input to any output
 - paths from input to any flip-flop
 - paths from any flip-flop to any output
- Each constraint is an inequality which is either:
 - $\geq$ or $\leq$ (satisfied, no timing violation)
 - $\nless$ or $\ngtr$ (not satisfied, timing violation)



	t_{pd}	t_{cd}
NAND2	2τ	1τ
NOR2	3τ	1τ
FF (t_{cq})	9τ	2τ
FF (t_{setup})	10τ	
FF (t_{hold})	1τ	
T_C	30τ	

Path Start Point	Path End Point	Constraint	Constraint

- Are there any unsatisfied constraints (i.e., timing violations)?
- What is the critical path and short path of this gate-level network?
- What is the minimum clock period (T_C) that would still ensure correct operation?
- What is the maximum clock frequency that would still ensure correct operation?




	t_{pd}	t_{cd}
NOT	1τ	1τ
AND2	3τ	1τ
XOR2	7τ	1τ
FF (t_{cq})	9τ	2τ
FF (t_{setup})	10τ	
FF (t_{hold})	1τ	
T_C	23τ	


Path Start Point	Path End Point	Constraint	Constraint


- Are there any unsatisfied constraints (i.e., timing violations)?
- What is the critical path and short path of this gate-level network?
- What is the minimum clock period (T_C) that would still ensure correct operation?

3.3. Clock Skew



	t_{pd}	t_{cd}
NOT	1τ	1τ
XNOR2	7τ	1τ
FF (t_{cq})	9τ	2τ
FF (t_{setup})	10τ	
FF (t_{hold})	1τ	
T_C	26τ	






Setup Time Constraint with Clock Skew

Hold Time Constraint with Clock Skew

- Timing constraints are a *race between the clock and data*
 - Setup time constraint $\rightarrow$ we want the data to win
 - Hold time constraint $\rightarrow$ we want the clock to win
- Positive clock skew
 - Slows down the clock, easier for the data to win the race
 - Decreases *effective* setup time, easier to satisfy setup time constraint
 - Increases *effective* hold time, harder to satisfy hold time constraint
- Negative clock skew
 - Effectively slows down the data, easier for clock to win the race
 - Increases *effective* setup time, harder to satisfy setup time constraint
 - Decreases *effective* hold time, easier to satisfy hold time constraint



	t_{pd}	t_{cd}
NAND2	2τ	1τ
NOR2	3τ	1τ
FF (t_{cq})	9τ	2τ

FF (t_{setup})	10τ
FF (t_{hold})	1τ
FF (t_{skew})	4τ
T_C	30τ

Path Start Point	Path End Point	Constraint	Constraint

- Are there any unsatisfied constraints (i.e., timing violations)?
- What is the critical path and short path of this gate-level network?
- What is the minimum clock period (T_C) that would still ensure correct operation?
- What is the maximum clock frequency that would still ensure correct operation?

3.4. Timing Constraints in Practice

- *Static timing analysis* involves “statically” analyzing all constraints across all paths in the entire design
- *Timing closure* is the process of guaranteeing that all timing constraints are satisfied in a design (i.e., no setup time constraint violations and no hold time constraint violations)

```

1 set_max_delay -from [all_inputs] -to [all_outputs] 20
2 set_min_delay -from [all_inputs] -to [all_outputs] 0
3
4 create_clock -name clk -period 20 [get_ports {clk}]
5
6 set_input_delay -add_delay -clock clk -max 0 [all_inputs]
7 set_input_delay -add_delay -clock clk -min 0 [all_inputs]
8 set_output_delay -add_delay -clock clk -max 0 [all_outputs]
9 set_output_delay -add_delay -clock clk -min 0 [all_outputs]

```

Set Operating Conditions

Slow 1100mV BSC Model

Command Info Summary of Paths

Slack	From Node	To Node	Launch Clock	Latch Clock	Relationship	Clock Skew	Setup Delay
6.125	SW[2]	LEDR[0]	CLOCK_50	CLOCK_50	20.000	0.000	13.875
6.168	SW[1]	LEDR[0]	CLOCK_50	CLOCK_50	20.000	0.000	13.832
6.180	SW[0]	LEDR[0]	CLOCK_50	CLOCK_50	20.000	0.000	13.820

Paths in our Design

Path #: Setup slack is 6.125



Path Summary Statistics Data Path Waveform Extra Filter Information

Data Arrival Path


Total	Incr	RF	Type	Fanout	Location	Element
0.000	0.000					clock path
0.000	0.000	R				clock network delay
0.000	0.000	F	IExt	1	PIN_T13	SW[2]
13.875	13.875					data path
0.000	0.000	FF	IC	1	IOBUF_X34_Y0_N1	SW[2]-input[i]
4.559	4.559	FF	CELL	1	IOBUF_X34_Y0_N1	SW[2]-input[i]
6.852	2.293	FF	IC	1	MLABCELL_X34_Y2_N30	my_detector[out-0]dataf
6.933	0.081	FF	CELL	1	MLABCELL_X34_Y2_N30	my_detector[out-0]combout
10.321	3.388	FF	IC	1	IOBUF_X0_Y18_N79	LEDR[0]-output[i]
13.875	3.554	FF	CELL	1	IOBUF_X0_Y18_N79	LEDR[0]-output[i]
13.875	0.000	FF	CELL	0	PIN_AA2	LEDR[0]

How Our Path Propagates

- Increasing the supply voltage makes the transistors faster
 - requires higher power consumption and uses up more energy
 - enables running at a shorter clock period (higher clock frequency)
- Decreasing the supply voltage makes the transistors slower
 - requires lower power consumption and uses up less energy
 - enables running at a longer clock period (lower clock frequency)
- Laptop power modes enable trade-off performance vs. power
 - When your laptop goes into *sleep mode*, it lowers the supply voltage and uses a longer clock period (lower clock frequency) to reduce power
 - When your laptop goes into *turbo boost mode*, it increases the supply voltage and uses a shorter clock period (higher clock frequency) to improve performance (but at higher power causing the fan to turn on)




3.5. Summary of Sequential Gate-Level Timing




4. Verilog Modeling


- Although possible to use *gate-level modeling* for sequential logic, far more common to use *register-transfer-level modeling* (RTL)



```
1 module DFF_RTL
2 (
3   input  logic clk,
4   input  logic d,
5   output logic q
6 );
7
8   always_ff @( posedge clk ) begin
9     q <= d;
10  end
11
12 endmodule
```



```
1 module DFFR_RTL
2 (
3   input  logic clk,
4   input  logic rst,
5   input  logic d,
6   output logic q
7 );
8
9   always_ff @( posedge clk ) begin
10
11     if ( rst )
12       q <= 1'b0;
13     else
14       q <= d;
15
16     `ECE2300_SEQ_XPROP( q, $isunknown(rst) );
17   end
18
19 endmodule
```



```
1 module DFFRE_RTL
2 (
3     input  logic clk,
4     input  logic rst,
5     input  logic en,
6     input  logic d,
7     output logic q
8 );
9
10    always_ff @( posedge clk ) begin
11
12        if ( rst )
13            q <= 1'b0;
14        else if ( en )
15            q <= d;
16
17        `ECE2300_SEQ_XPROP( q, $isunknown(rst) );
18        `ECE2300_SEQ_XPROP( q, (rst == 0)
19                               && $isunknown(en) );
20    end
21
22 endmodule
```

- Even though we are raising the level of abstraction, **must always keep in mind the hardware we are modeling!**
 - Critical to keep clean separation between combinational logic and sequential logic
- In this course, `always_ff` blocks are *only* allowed in:
 - `DFF_RTL`, `DFFR_RTL`, `DFFRE_RTL`
 - Registers, Memories