
ECE 2300 Digital Logic and Computer Organization Fall 2025

Topic 10: Single-Cycle Processors

School of Electrical and Computer Engineering Cornell University


revision: 2025-11-04-10-40

1	High-Level Idea for Single-Cycle Processors	3
	1.1. Transactions and Steps	4
	1.2. Technology and System Constraints	5
	1.3. First-Order Performance Equation	6
2	Single-Cycle Processor Microarchitecture	7
3	Analyzing Performance	16




Copyright © 2025 Christopher Batten. All rights reserved. This handout was prepared by Prof. Christopher Batten at Cornell University for ECE 2300 / ENGRD 2300 Digital Logic and Computer Organization. Download and use of this handout is permitted for individual educational non-commercial purposes only. Redistribution either in part or in whole via both commercial or non-commercial means requires written permission.


1. High-Level Idea for Single-Cycle Processors



Fixed Time Slot Laundry (Single-Cycle Processors)



Variable Time Slot Laundry (Multi-Cycle Processors) Pipelined Laundry



1.1. Transactions and Steps

, DDI


- We can think of each instruction as a transaction
- Executing a transaction involves a sequence of steps

ADDI	LW		JAL
addi rd, rs1, imm	<pre>lw rd, imm(rs1)</pre>		jal rd, addr
$R[rd] \leftarrow R[rs1] + sext(imm)$	$R[rd] \leftarrow M[R[rs1] + s$	sext(imm)]	$R[rd] \leftarrow PC + 4$
$PC \leftarrow PC + 4$	$PC \leftarrow PC + 4$		$PC \leftarrow \texttt{addr}$
ADD	sw		JR
add rd, rs1, rs2	sw rs2, imm(rs1)		jr rs1
$R[rd] \leftarrow R[rs1] + R[rs2]$	M[R[rs1] + sext(imm)]←R[rs2]	$PC \leftarrow R[rs1]$
$PC \leftarrow PC + 4$	$PC \leftarrow PC + 4$		
	В	NE	
MUL	b	ne rs1, rs2,	addr
mul rd, rs1, rs2	if	(R[rs1]!=R[rs	[2]) PC ← addr
$R[rd] \leftarrow R[rs1] \times R[rs2]$	el	lse	$PC \leftarrow PC + 4$
$PC \leftarrow PC + 4$			

	addi	add	mul	lw	sw	jal	jr	bne
Fetch Instruction								
Decode Instruction								
Read Registers								
Register Arithmetic								
Read Memory								
Write Memory								
Write Registers								
Update PC								

1.2. Technology and System Constraints

- Assume technology where logic is not too expensive; do not need to overly minimize the number of registers and combinational logic
- Assume multi-ported register file with a reasonable number of ports is feasible
- Assume a dual-ported combinational physical memory with 512B of capacity and wait signal
- Assume a memory bus interconnects instruction, data, host memory interfaces with physical memory and external input/output (I/O)



1.3. First-Order Performance Equation

$$\frac{Time}{Program} = \frac{Instructions}{Program} \times \frac{Avg\ Cycles}{Instruction} \times \frac{Time}{Cycle}$$

- Instructions / program depends on source code, compiler, ISA
- Avg cycles / instruction (CPI) depends on ISA, microarchitecture
- Time / cycle depends upon microarchitecture and implementation

Microarchitecture	CPI	Cycle Time
Single-Cycle Processor	1	long
Multi-Cycle Processor	>1	short
Pipelined Processor	≈ 1	short

2. Single-Cycle Processor Microarchitecture

ADDI

addi rd, rs1, imm $R[rd] \leftarrow R[rs1] + sext(imm)$ $PC \leftarrow PC + 4$


31	20	19 15	14 12	11 5	7 6	5	0
imm		rs1	000	rd	T	0010011	٦



regfile (read) regfile (write)

ADD

add rd, rs1, rs2 $R[rd] \leftarrow R[rs1] + R[rs2]$ $PC \leftarrow PC + 4$






regfile (read)

regfile (write)

Implementing ADDI and ADD Instructions

ADDI


addi rd, rs1, imm $R[rd] \leftarrow R[rs1] + sext(imm)$ $PC \leftarrow PC + 4$



ADD

add rd, rs1, rs2 $R[rd] \leftarrow R[rs1] + R[rs2]$ $PC \leftarrow PC + 4$

31	25	24 20	19 15	14 12	11 7	6 0	
0000000)	rs2	rs1	000	rd	0110011	l



Adding MUL Instruction

ADDI

addi rd, rs1, imm $R[rd] \leftarrow R[rs1] + sext(imm)$ $PC \leftarrow PC + 4$

ADD

add rd, rs1, rs2 $R[rd] \leftarrow R[rs1] + R[rs2]$ $PC \leftarrow PC + 4$

31	25	24	20	19	15	14 12	11	7	6		0
00000	00	rs	2	rs	1	000		rd		0110011	

MUL

mul rd, rs1, rs2 $R[rd] \leftarrow R[rs1] \times R[rs2]$ $PC \leftarrow PC + 4$

31 25	24 20	19 15	14 12	11 7	6 0
0000001	rs2	rs1	000	rd	0110011

