

ECE 2300 Digital Logic and Computer Organization Fall 2025


Topic 4: Combinational Building Blocks

School of Electrical and Computer Engineering
Cornell University

revision: 2025-09-16-10-52

1	Encoders and Decoders	3
1.1.	Encoders	3
1.2.	Decoders	4
2	Priority Encoders	5
3	Multiplexors and Demultiplexors	7
3.1.	Multiplexors	7
3.2.	Demultiplexors	9
4	Shifters and Rotators	9
4.1.	Shifters	10
4.2.	Rotators	12
5	Comparators	13
5.1.	Equality Comparator	13
5.2.	Greater-Than Comparator	14


6	Adders	16
6.1.	Half and Full Adders	16
6.2.	Ripple-Carry Adders	19
6.3.	Carry-Select Adders	20
6.4.	Carry-Lookahead Adders	22
7	Multipliers	24
7.1.	1x1b Multiplier	24
7.2.	1x4b Multiplier	24
7.3.	4x4b Multiplier	25
8	Verilog Modeling	26
8.1.	Gate-Level Modeling	26
8.2.	Register-Transfer-Level Modeling	26



1. Encoders and Decoders

- *Binary encoder* has 2^N inputs and N outputs; sets the output value to reflect which input is one assuming exactly one input is one (encodes a one-value as a binary value)
- *Binary decoder* has N inputs and 2^N outputs and asserts exactly one output depending on the input value (decodes a binary value into a one-hot value)

1.1. Encoders




A_3	A_2	A_1	A_0	Y_1	Y_0
0	0	0	1		
0	0	1	0		
0	1	0	0		
1	0	0	0		


A_3A_2					
A_1A_0		00	01	11	10
	00				
	01				
	11				
	10				

A_3A_2					
A_1A_0		00	01	11	10
	00				
	01				
	11				
	10				

1.2. Decoders




A_1	A_0	Y_3	Y_2	Y_1	Y_0
0	0				
0	1				
1	0				
1	1				



2. Priority Encoders



- *Priority encoder* indicates the first input that is one (i.e., the highest priority input) using a one-hot output



A_3	A_2	A_1	A_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	0	1
0	1	0	0	0	1	0	0
0	1	0	1	0	0	0	1
0	1	1	0	0	0	1	0
0	1	1	1	0	0	0	1
1	0	0	0	1	0	0	0
1	0	0	1	0	0	0	1
1	0	1	0	0	0	1	0
1	0	1	1	0	0	0	1
1	1	0	0	0	1	0	0
1	1	0	1	0	0	0	1
1	1	1	0	0	0	1	0
1	1	1	1	0	0	0	1

2. Priority Encoders

- We can leverage modularity and regularity to manage complexity
- One-bit priority encoder (PE) takes a *continue* signal from the right and passes it to the left
 - *continue* = 1 means have not found first one, continue searching
 - *continue* = 0 means have found first one




A	C_{in}	C_{out}	Y
0	0		
0	1		
1	0		
1	1		

3. Multiplexors and Demultiplexors




- *Multiplexor* chooses among several possible inputs based on the value of a *select* signal
- *Demultiplexor* “routes” an input to one of many several possible outputs based on a *select* signal

3.1. Multiplexors




S	A ₁	A ₀	Y
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

		SA ₁			
		00	01	11	10
A ₀	0				
	1				



3.2. Demultiplexors



S	A	Y ₁	Y ₀
0	0		
0	1		
1	0		
1	1		

4. Shifters and Rotators

- *Shifter* shifts the input value either left or right by a variable amount specified with a *shift amount* signal; zeros are shifted in
- *Rotator* rotates the input value either left or right by a variable amount specified with a *rotate amount* signal