SuSy: A Programming Model for Productive Construction of High-Performance Systolic Arrays on FPGAs

Yi-Hsiang Lai1, Hongbo Rong2**, Size Zheng3, Weihao Zhang4, Xiuping Cui5, Yunshan Jia3, Jie Wang5, Brendan Sullivan4, Zhiru Zhang1*, Yun Liang3, Youhui Zhang5, Jason Cong5, Nithin George2, Jose Alvarez2, Christopher Hughes2, Pradeep Dubey2

1 School of Electrical and Computer Engineering, Cornell University, USA
2 Intel, USA 3 Peking University, China 4 Tsinghua University, China
5 Computer Science Department, University of California, Los Angeles, USA
*{yl2666,zhiruz}@cornell.edu**hongbo.rong@intel.com

ABSTRACT

Systolic algorithms are one of the killer applications such as FPGAs and CGRs. However, it requires a tremendous amount of human effort to design and implement a high-performance systolic array for a given algorithm using the traditional RTL-based methodology. On the other hand, existing high-level synthesis (HLS) tools either (1) force the programmers to do “micro-coding” where too many optimizations must be carried out through tedious code restructuring and insertion of vendor-specific pragmas, or (2) give them too little control to influence a push-button compilation flow to achieve high quality of results.

To tackle these challenges, we introduce SuSy, a programming framework composed of a domain-specific language (DSL) and a compilation flow that enables programmers to productively build high-performance systolic arrays on FPGAs. With SuSy, programmers express the design functionality in the form of uniform recurrence equations (UREs), which can describe algorithms from a wide spectrum of applications as long as the underlying computation has a uniform dependence structure. The URE description in SuSy is followed by a set of decoupled spatial mapping primitives that specify how to map the equations to a spatial architecture. More concretely, programmers can apply space-time transformations and several other memory and I/O optimizations to build a highly efficient systolic architecture productively. Experimental results show that SuSy can describe various algorithms with UREs and generate high-performance systolic arrays by spatial optimizations. For instance, the SGEMM benchmark written in SuSy can approach the performance of the manual design optimized by experts, while using 30× fewer lines of code.

CCS CONCEPTS
• Hardware → Hardware-software codesign.

KEYWORDS
DSL, FPGA, Systolic Array, Space-Time Transformation, URE

1 INTRODUCTION

Systolic algorithms have been extensively studied and employed in many important application domains such as bioinformatics, image processing, linear algebra, machine learning, and relational database [7, 9, 12, 14, 18, 20, 26, 33]. In a systolic algorithm, the dependence structure is uniform, where every data dependence has a constant distance. Mapping such dependence structures to spatial architectures lead to near-neighbor connections. The connected processing elements (PEs) jointly compose a systolic array that works rhythmically — at every time step, each PE reads inputs from some neighbors, performs computation, and forwards the inputs and results to other neighbors [17].

The characteristics of near-neighbor connections make systolic arrays a great match for FPGAs, where it is particularly important to minimize long interconnects to meet the target clock frequency. Indeed recent years have seen a growing number of application-specific systolic arrays implemented on modern FPGAs for efficient compute acceleration [5, 8, 12, 26, 33]. While systolic arrays typically have a very regular structure, it is far from trivial to achieve high performance unless the following optimizations are carried out: 1) finding an efficient mapping between a systolic algorithm and the physical array, 2) building an input/output (I/O) network to transfer data within the bandwidth limit, 3) constructing customized on-chip storage for data reuse, 4) vectorizing data accesses to better utilize the off-chip memory bandwidth, and 5) pipelining control signals to further increase throughput.

Obviously, any of the above optimizations would require substantial effort using the traditional RTL-based design methodology. The introduction of high-level synthesis (HLS) helps raise the level of design abstraction and hence increase productivity [4]. However, it
remains challenging to strike the right balance between design quality and productivity using the existing HLS tools. To achieve high quality of results (QoRs), HLS users often have to perform “micro-coding”, where some of the low-level micro-architectural details must be explicitly described and mixed into the behavioral specification that is supposed to be algorithmic and target-independent. In fact, it is not uncommon for HLS experts in the industry to spend several months on building a high-performance systolic array architecture, even for a seemingly simple computation [30]. Some of the recent HLS research has proposed end-to-end compilation flow to generate application-specific systolic arrays from C/C++ programs in a push-button manner [2, 5, 11, 31]. This approach allows programmers to focus on the algorithms, while the compiler automatically explores the design space and generates systolic arrays. Unfortunately, the existing methods either lack support for key optimizations (e.g., vectorization and I/O isolation) or fail to support a general class of systolic algorithms.

There exists another line of work that further raises the abstraction level of FPGA programming by using domain-specific languages (DSLs) [1, 16, 21, 25, 27, 32]. One recent example is HeteroCL [21], a Python-based embedded DSL that provides a back end for mapping designs to systolic arrays. It is worth noting that the Smith-Waterman algorithm in bioinformatics, convolution in deep learning, matrix multiplication in linear algebra, and sorting.

Figure 1: Overview of the SuSy programming framework.

- We introduce in SuSy an explicit and concise representation of space-time transformation, which allows the programmers to explore the trade-offs between performance and area with various temporal scheduling on different shapes of systolic arrays. In addition, SuSy further supports several essential spatial optimizations for building highly efficient systolic arrays, including vectorization, customized reuse buffer, data gathering/scattering for the I/O network.

- We have developed a comprehensive compilation flow targeting Intel FPGAs for SuSy. Experimental results show that SuSy can close the expert-designer performance gap on widely used compute kernels such as SGEMM, convolution, and Smith-Waterman. For dense tensor computations, we achieve more than 96% DSP efficiency. While for Smith-Waterman, we achieve 6.3× higher performance over a state-of-the-art framework.

The remainder of this paper is organized as follows: Section 2 provides the background knowledge for SuSy through examples; Sections 3 and 4 explain the programming model and the compilation flow in detail respectively; we report the evaluation results in Section 5 and compare with previous work in Section 6; Section 7 concludes this work and outlines future research directions.

2 BACKGROUND

This section introduces the concepts of UREs and space-time transformations, and provides two illustrating examples.

2.1 Uniform Recurrence Equations (UREs)

Given an n-dimensional iteration space $D$, a system of UREs consists of a set of recurrence equations expressed in the following form [15]:

$$V_i(z) = f(V_1(z - d_1), V_2(z - d_2), ..., V_p(z - d_p))$$

for $z \in D$
where $V_1, V_2, \ldots, V_p$ are variables, $f$ is an arbitrary function, $z$ is an $n$-dimensional vector representing a computation point (i.e., an iteration) in $D$, and $d_j$ is an $n$-dimensional constant vector representing the distance from $z$. Basically, the UREs collectively represent an $n$-dimensional perfectly nested loop with constant dependence distances.

UREs have been extensively used in many programming frameworks for generating systolic arrays. The main reasons are twofold: 1) they are general and expressive enough to describe probably most systolic algorithms [23, 28, 35], and 2) they can specify both computation and data flow, which exposes more optimization opportunities to the compiler and programmers [22].

1 // select(cond, then_case, else_case) = then_case if cond is true
2 // otherwise it returns else_case (if provided)
3 for (i = 0; i < N; i++)
4 for (j = 0; j < J; j++)
5 for (k = 0; k < K; k++)
6 // URE for computing the multiplication and accumulation
7 Z(i, j, k) = select(k == 0, 0, Z(i, j, k-1)) + A(i, k) * B(k, j);
8 // Assign results to the output C
9 C(i, j) = select(k == K - 1, Z(i, j, K));

(a) GEMM UREs

Here we show two examples of UREs in Figure 2 along with the loop nests representing the iteration space. In Figure 2a, a general matrix multiplication (GEMM) kernel is described with UREs. In this example, we calculate $C = A \times B$, where $A$ is an $I \times K$ matrix, $B$ is a $K \times J$ matrix, and $C$ is an $I \times J$ matrix. We use a single URE (L7) to describe the multiplication and accumulation, where we have one variable $Z$ in a 3-dimensional domain $(i, j, k)$ for storing the partial sum. After the calculation completes, we assign the results to output $C$ in L9. Note that if the select expression does not have a false case, nothing is performed should the condition fail. Another example is shown in Figure 2b, where we perform insertion sort on an input vector $A$ and store the final output in $B$. Here we have two UREs (L4-L10) with variable $Y$ storing the sorted results after step $j$ and $X$ being an auxiliary variable. From these two examples, we can see that as long as an algorithm has constant dependence distances, we can describe it using UREs.

2.2 Space-Time Transformation

UREs alone only describe the function of the systolic algorithm without providing any spatial information. To build a systolic array from UREs, we need to determine the mapping between the domain of the UREs and the physical array dimensions. Space-time transformation [19, 22] is in essence a loop transformation that specifies the mapping. To be more specific, the transformation maps an $n$-deep loop nest to a time loop and $n-1$ space loops. The space loops are mapped to different PEs, and the time loop is used to schedule the original iterations to run on the PEs. The transformation can be described by a transformation matrix $T$,

\[
T = \begin{bmatrix}
\Pi \\
r \end{bmatrix},
\]

where $r$ is a scheduling vector that generates the time loop and $\Pi$ is an $(n-1) \times n$ projection matrix that generates space loops. A transformation matrix is valid only if it preserves the data dependence, and if no two iterations are scheduled to run on the same PE at the same time. In this work, we always set the projection matrix $\Pi$ to be an identity matrix. This is a common practice when experts manually build systolic arrays [12, 26]. The support for non-identity projection matrices is left as future work.

Figure 3 shows an example of applying space-time transformation to the UREs in Figure 2a, where

\[
T = \begin{bmatrix}
100 \\
010 \\
111 \\
\end{bmatrix}, \quad r = (111), \quad \Pi = \begin{bmatrix}
100 \\
010 \\
\end{bmatrix}.
\]

If we take a look at the loop structure after the transformation (Figure 3a), loops $i$ and $j$ become space loops and loop $k$ is replaced with a time loop $t$. In other words, after transformation, we have a total of $I \times J$ PEs. Then, we need to check if the data dependence is still preserved by calculating new distances, which can be done by multiplying $T$ with the distance vector. For example, the new distance of $Z(i, j, k-1)$ can be calculated by $(100)(111) = (0)$. This is a positive dependence vector, and thus the original data dependence is preserved [22].

1 Traditionally, all data dependence should be strongly satisfied for time loops (i.e., the dependence distance should be greater than zero). However, such a transformation usually introduces loop skewing that leads to complicated hardware. In SuSy, we allow the dependence to be weakly satisfied (i.e., the dependence distance could be zero) and let the hardware compiler take over the scheduling of PEs.
The bounds can either be inferred from the input shapes or explicitly
specified by the users. 3) Halide provides a concise yet expressive IR,
which can be easily extended for describing optimizations required
to generate high-performance systolic arrays.

In this section, we explain the SuSy programming model in detail.
We first explain how we use UREs to describe temporal definitions
in Section 3.1. Then we demonstrate how we apply a set of spatial
optimizations in Section 3.2. For better illustration, we continue to
use the GEMM example.

3.1 Temporal Definition

In SuSy, we extend Halide to express UREs, since the original Halide
syntax does not support recurrent functions.

From this, we can reuse the inputs by sending them
through neighbor PEs. We can describe such data flow between PEs
by modifying the UREs (Figure 4).

Figure 4a shows the new set of UREs with data reuse by introduc-
ting two new equations in L5-8. Specifically, variables X and Y store
the values of inputs A and B, respectively. After applying the same
space-time transformation, the mapped systolic array is shown in
Figure 4b, where the black lines represent the communication between PEs. This simple example demonstrates how UREs provide programmers more flexibility when exploring the design space. Similarly, by choosing different transformation matrices, programmers can explore the trade-offs between area and performance.

3.2 Spatial Optimization

After describing the temporal definition with UREs, we need to
specify how we map them to systolic arrays as well as other spatial
optimizations. With the decoupled programming style, users can
efficiently apply different spatial mappings by using the SuSy prim-
itives (or scheduling functions in terms of Halide). In this section, we
describe the syntax and semantics of selected primitives in detail.
Table 1 shows the set of primitives we currently support.

Table 1: Set of primitives

<table>
<thead>
<tr>
<th>Primitive/Function</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>merge_ures</td>
<td>Merge reuse elements</td>
</tr>
<tr>
<td>space_time_transform</td>
<td>Convert loop nest definition</td>
</tr>
</tbody>
</table>

To specify the transformation in SuSy, we first need to define
the target set of UREs, which can be achieved by using the primitive
merge_ures (L1). Then we establish the transformation by employing the primitive space_time_transform (L2-3), where the
first argument specifies the space loops, and the second argument defines the scheduling vector. To better illustrate the optimizations without losing the generality, here we use a simpler time schedule than the one in Figure 3b. We omit the space matrix here since it is an identity matrix as mentioned in Section 2.2. There are several constraints to the arguments. First, only the inner-most loops can be space loops. Otherwise, programmers need to perform loop reordering with reorder before applying space-time transformation. Second, the transformation matrix must be valid in terms of preserving the dependence.

Tiling and Vectorization – In most cases, the problem size may be too large to fit the given hardware resources. To solve that, we can tile the design and compute only the partial results of each tile on-chip. In addition, with tiling, programmers can explore another dimension of parallelism by applying vectorization, where we compute a fixed-length of data at a single time. With vectorization, we can perform vector loads/stores from/to the off-chip memory to better utilize the off-chip memory bandwidth. An example is shown in Figure 7a.

<table>
<thead>
<tr>
<th>Primitive</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F.merge_ures(U1, U2, ..., Un)</td>
<td>Define the set of UREs F, U1, U2, ..., Un to optimize.</td>
</tr>
<tr>
<td>F.space_time_transform(space, tau)</td>
<td>Specify the space-time transformation that will be applied to F, where space is the set of space loops, and tau is the scheduling vector.</td>
</tr>
<tr>
<td>F.vectorize(var)</td>
<td>Vectorize the specified loop variable var of F.</td>
</tr>
<tr>
<td>F.reorder(var1, var2, ..., varn)</td>
<td>Reorder the loop nest for F according to the specified order, starting from the innermost level.</td>
</tr>
<tr>
<td>F.tile(var, varn, factor)</td>
<td>Tile the loop variable var of F into two new variables varn and var; with a factor of factor.</td>
</tr>
<tr>
<td>F.isolate_producer(E1, E2, ..., P)</td>
<td>Isolate a list of expressions (E1, E2, ..., P) (usually inputs) in F to a separate producer kernel P.</td>
</tr>
<tr>
<td>F.isolate_consumer(E, C)</td>
<td>Isolate an expression E (usually an output) in F to a separate consumer kernel C.</td>
</tr>
<tr>
<td>F.remove(var)</td>
<td>Remove loop var of F.</td>
</tr>
<tr>
<td>F.buffer(E, v, mode)</td>
<td>Insert a reuse buffer at loop v for expression E with mode (either Buffer::Single or Buffer::Double).</td>
</tr>
<tr>
<td>F.scatter(E, var)</td>
<td>Reduce data communication overhead (i.e., data broadcast) by scattering the expression E to the consumer along loop var.</td>
</tr>
<tr>
<td>F.gather(E, var)</td>
<td>Reduce data communication overhead (i.e., data broadcast) by gathering the expression E from the producer along loop var.</td>
</tr>
</tbody>
</table>

Figure 7: Applying vectorization and isolation in SuSy.

In this example, we first tile the k loop into ko and k1 with a factor of K1 via the primitive tile (L2). Then, we vectorize the ki loop in L4. After vectorization, we are computing a total of 1×J×KI computations in parallel.

Input/Output Isolation – To further improve the performance, we can overlap the execution of the off-chip memory accesses with on-chip computations so that the communication latency does not throttle the overall throughput of the systolic array. We name such an optimization as isolation, which is conceptualized in Figure 7b.

In the GEMM example, we have three off-chip memory accesses, which are loading input values from A and B and unloading output values to C. To isolate the access, we introduce new computation stages – two loaders for reading the input values and one unloader for writing the output values (L2). To describe the behavior, we use the primitives isolate_producer to isolate inputs (L4-5) and isolate_consumer to isolate outputs (L7). After isolation, the main computation kernel reads/writes data from/to loaders/unloaders instead of the off-chip memory.

Reuse Buffer Insertion – In many cases, we are loading repeated data from inputs due to the underlying iteration space. For instance, in GEMM, input A only depends on loop i and k. However, under the three-dimensional iteration space, we need to load the same data for J times. To reduce the memory accesses, we can load the data once from the off-chip memory and store it into an on-chip reuse buffer. In other words, all succeeding data accesses will load from the reuse buffer instead of the host memory. Figure 8a L2-3 show how we remove the loop with repeated access via remove and insert a reuse buffer via buffer. Users can further specify the loop level for inserting the buffer, which allows users to explore the trade-off between area (buffer size) and throughput.

Figure 8: Inserting reuse buffer to SuSy.
```plaintext
1 int srX[i][j][1], srY[i][j][1], srZ[i][j][2];
2 for (t = 0; t < K; t++)
3     // shift register logics
4     unrolled for (j = 0; j < J; j++)
5     unrolled for (i = 0; i < I; i++)
6     unrolled for (s = 0; s < 1; s++)
7     srZ(i, j, t+s) = srZ(i, j, 0-s);
8     // no need to shift srA and srB
9     // computations
10    unrolled for (j = 0; j < J; j++)
11    unrolled for (i = 0; i < I; i++)
12    k = t;
13    srX(i, j, 0) = select(j==0, A(i, k), srX(i, j-1, 0));
14    srY(i, j, 0) = select(i==0, B(k, j), srY(i-1, j, 0));
15    srY(i, j, 0) = select(i==0, B(k, j), srY(i-1, j, 0));
16    srZ(i, j, 0) = select(k==0, 0, srZ(i, j, 1)) +
17    C(i, j) = select(k==K-1, srZ(i, j, 0));

(a) Equivalent HLS code.

(b) Hardware architecture of PE(i,j).
```

Figure 9: Equivalent HLS code and corresponding PE architecture after performing space-time transformation in Figure 6 — In the hardware architecture, we can see that there are three shift registers, which are srX, srY, and srZ respectively. For srX and srY, they take values from either inputs or neighbor PEs and send the values to the neighbor PEs. On the other hand, srZ is updated with its previous value within the same PE and sends out the results only when the accumulation is complete.

Other Optimizations — SuSy provides several additional spatial optimizations, including gathering/scattering and data serialization/deserialization. With gathering and scattering, we reduce the number of connections between the systolic array and off-chip memory, which makes our design more scalable. Meanwhile, data serialization improves the utilization of the off-chip memory bandwidth by serializing data on the host before sending them to the systolic array. Similarly, we can perform de-serialization after we collect the results from the systolic array.

4 Compilation

In this section, we first explain the PE architecture generated by SuSy. We then describe a few representative back-end specific optimizations that are automatically applied. We also briefly discuss how we generate HLS code and deploy it to FPGAs.

PE Architecture — There are two ways for each PE to communicate with each other. First, they can communicate asynchronously through channels. However, channels may introduce unnecessary control overhead in hardware (e.g., handshaking). Therefore, SuSy generates synchronous architecture using shift registers. Specifically, each PE is associated with several shift registers that store the values of each variable (Figure 9b). For instance, variable X is associated with a shift register srX. The equivalent loop structure with shift registers is shown in Figure 9a, where we have three shift register for the variables X, Y, and Z (L1). The shift register size equals to the maximal time distance plus one. For example, the maximal time distance for variable Z is one (L15) as described in Section 2.2. Thus, the size of shift register srZ[i][j] for PE (i, j) is two (L1). The registers are shifted at the beginning of each time step (L3-8), right before we perform the computations (L10-16). In addition, after space-time transformation, we mark the space loops as unrolled while the time loops are pipelined automatically by the HLS compiler.

Target-Specific Optimizations — The SuSy compiler also applies a set of optimizations automatically to further improve the performance. These are designed for the back end we currently target, namely, the Intel HLS tool. The specific optimizations include: 1) loop flattening, which flattens a loop nest by combining neighbor loops into a single loop to reduce the control overhead, and 2) loop infinization, which replaces a flattened loop with a while(1) loop to further reduce pipeline stalls.

Code Generation — We extend the Halide OpenCL code generation to generate Intel HLS code. Since data serialization, deserialization, and some low-level optimizations are still under development at this stage, we manually implemented them by slightly changing the generated HLS code. Then we push the code through the Intel HLS compiler and downstream CAD tool flow to produce the final bitstream that runs on the hardware.

5 Evaluation

In this section, we evaluate the systolic arrays generated by SuSy. All experiments are conducted on Intel vLab Academic Cluster [13], equipped with Intel Xeon Platinum 8280 CPU (2.70 GHz) and Intel Arria 10 GX FPGA. We first demonstrate the flexibility and productivity of SuSy by showing results on four benchmarks from different application domains, including single-precision general matrix multiplication (SGEMM), tensor-tensor multiplication (TTM), convolution (Conv), and Smith-Waterman (SW). We further provide in-depth analysis on SGEMM, Conv, and SW, where we perform quantitative comparison against existing frameworks such as Spatial [16], HeteroCL [21], T2S-Tensor [32], and PolySA [5].

Table 2: Specifications of two FPGAs used in evaluation.

<table>
<thead>
<tr>
<th></th>
<th>Intel Arria 10 GX</th>
<th>Xilinx VU9P</th>
</tr>
</thead>
<tbody>
<tr>
<td>Targeted By</td>
<td>[32][33][SuSy]</td>
<td>[5][16][21]</td>
</tr>
<tr>
<td>Technology Node</td>
<td>Intel 20nm</td>
<td>TSMC 14nm/16nm</td>
</tr>
<tr>
<td>Soft Logic</td>
<td>427K ALMs</td>
<td>1,182K LUTs</td>
</tr>
<tr>
<td>DSPs</td>
<td>1,518 FP DSP</td>
<td>6,840 DSP48E2</td>
</tr>
<tr>
<td>BRAMs</td>
<td>2,713</td>
<td>2,160</td>
</tr>
<tr>
<td>Max Device Frequency</td>
<td>500 MHz</td>
<td>800 MHz</td>
</tr>
</tbody>
</table>

Table 2 lists the key characteristics of Intel Arria 10 GX and Xilinx UltraScale+ VU9P; these two FPGA devices are used by the related work that we are comparing against in the remaining section. Note that each single-precision floating-point (FP) multiplication and accumulation (MAC) operation maps to one hardened FP DSP on Intel Arria 10, whereas the same MAC operation consumes five 27x18 DSP48E2 units on Xilinx UltraScale+ VU9P. There are 6840 DSP48E2 units in total on VU9P, which roughly translates to...
with a higher maximum device frequency.

Table 4: Performance impact of different spatial optimizations on a reduced SGEMM — We select a smaller input size (512 × 512 × 512) and also a smaller systolic array (8 × 8 with a vector length of 8 if applicable).

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Problem Size</th>
<th>LOC</th>
<th>#ALMs</th>
<th>#DSPs</th>
<th>#BRAMs</th>
<th>#LUTs/ALMs</th>
<th>Freq. (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>SGEMM</td>
<td>(1024, 1024, 1408)</td>
<td>25</td>
<td>40%</td>
<td>93%</td>
<td>32%</td>
<td>512</td>
<td>202</td>
</tr>
<tr>
<td>TTM</td>
<td>(256, 256, 352)</td>
<td>25</td>
<td>33%</td>
<td>93%</td>
<td>31%</td>
<td>209</td>
<td></td>
</tr>
<tr>
<td>Conv</td>
<td>(64, 128, 112, 112, 3, 3)</td>
<td>28</td>
<td>35%</td>
<td>84%</td>
<td>30%</td>
<td>220</td>
<td></td>
</tr>
<tr>
<td>SW</td>
<td>(1M, 128)</td>
<td>44</td>
<td>33%</td>
<td>0%</td>
<td>20%</td>
<td>225</td>
<td></td>
</tr>
</tbody>
</table>

**Table 3: Evaluation results for benchmarks in SuSy.**

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Problem Size</th>
<th>LOC</th>
<th>#ALMs</th>
<th>#DSPs</th>
<th>#BRAMs</th>
<th>Freq. (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>SGEMM</td>
<td>(512)</td>
<td>16</td>
<td>12%</td>
<td>58%</td>
<td>89%</td>
<td>30%</td>
</tr>
<tr>
<td>TTM</td>
<td>(512)</td>
<td>7</td>
<td>16%</td>
<td>34%</td>
<td>34%</td>
<td>16%</td>
</tr>
<tr>
<td>Conv</td>
<td>(512)</td>
<td>20</td>
<td>20%</td>
<td>16%</td>
<td>16%</td>
<td>225</td>
</tr>
<tr>
<td>SW</td>
<td>(512)</td>
<td>250</td>
<td>250</td>
<td>250</td>
<td>250</td>
<td>250</td>
</tr>
</tbody>
</table>

**Table 5: Performance comparison for SGEMM.**

SuSy: A Programming Model for Productive Construction of High-Performance Systolic Arrays on FPGAs

To further analyze the quality of results, we compare with other programming frameworks, including Spatial, HeteroCL, PolySA, and T2S-Tensor. We also compare with the Ninja implementation [32], which is written in HLS OpenCL by experts. We show the results in Table 5.

To begin with, there exists a stark difference in performance between the designs implemented without and with systolic arrays, namely, Spatial versus other frameworks. Naturally, there also exists a gap between general-purpose frameworks (i.e., HeteroCL) and those designed for generating systolic arrays (i.e., PolySA, T2S-Tensor, and SuSy). Finally, SuSy achieves similar throughput and DSP efficiency compared with other systolic array compilers specialized for certain application domains. Notably, SuSy achieves 87% of the throughput of the hand-written Ninja implementation, while only using 30X fewer lines of code (LOC). Moreover, if we compare on the same FPGA device (i.e., Arria 10), SuSy requires much less resource usage in ALMs and BRAMs mainly because we generate synchronous architectures with shift registers while T2S-Tensor and the Ninja manual design adopt asynchronous architectures with channels. As for PolySA, although it uses fewer LOCs and achieves similar performance, it is not as general as SuSy, as mentioned earlier.

**Case Study: Convolutional Layer** — We further compare the quality of results among frameworks that generate high-performance systolic arrays (Table 6). The design generated by Wei et al. [33]...
Table 6: Performance comparison for convolutional layer –
The array shape is interpreted as width × height × vector length.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Target FPGA</td>
<td>VU9P</td>
<td>Arria 10</td>
<td>Arria 10</td>
</tr>
<tr>
<td>Systolic Array Shape</td>
<td>8 × 19 × 8</td>
<td>8 × 19 × 8</td>
<td>8 × 10 × 16</td>
</tr>
<tr>
<td>#LUTs/ALMs</td>
<td>- (49%)</td>
<td>- (57%)</td>
<td>150K (33%)</td>
</tr>
<tr>
<td>#DSPs</td>
<td>- (89%)</td>
<td>- (81%)</td>
<td>1,280 (84%)</td>
</tr>
<tr>
<td>#BRAMs</td>
<td>- (71%)</td>
<td>- (45%)</td>
<td>827 (30%)</td>
</tr>
<tr>
<td>Frequency (MHz)</td>
<td>229</td>
<td>253</td>
<td>220</td>
</tr>
<tr>
<td>Throughput (GFLOPs)</td>
<td>548</td>
<td>600</td>
<td>551</td>
</tr>
<tr>
<td>DSP Efficiency</td>
<td>98%</td>
<td>97%</td>
<td>98%</td>
</tr>
</tbody>
</table>

can achieve higher throughput at a higher frequency since their framework is designed explicitly for convolutional neural networks by mapping to manually optimized systolic array templates. However, this means they are not as general as SuSy. Moreover, under the same problem size and similar systolic array size, there also exists a reduction in resource usage similar to SGEMM. For PolySA, we can reach the same conclusion as the previous case study.

Table 7: Performance comparison for Smith-Waterman.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Target FPGA</td>
<td>VU9P</td>
<td>VU9P</td>
<td>Arria 10</td>
</tr>
<tr>
<td>#LUTs/ALMs</td>
<td>330K (28%)</td>
<td>111K (9.4%)</td>
<td>139K (33%)</td>
</tr>
<tr>
<td>#DSPs</td>
<td>0 (0%)</td>
<td>0 (%)</td>
<td>0 (0%)</td>
</tr>
<tr>
<td>#BRAMs</td>
<td>1,409 (65%)</td>
<td>470 (22%)</td>
<td>539 (20%)</td>
</tr>
<tr>
<td>Frequency (MHz)</td>
<td>200</td>
<td>152</td>
<td>250</td>
</tr>
<tr>
<td>Throughput (GCUPS)</td>
<td>0.11</td>
<td>1.25</td>
<td>7.89</td>
</tr>
</tbody>
</table>

Case Study: Smith-Waterman Algorithm – In this final case study, we compare the results with the two general-purpose frameworks (i.e., Spatial and HeteroCL). For Smith-Waterman, the typical performance metric is cell updates per second (CUPS), which can be derived by dividing the number of cells (i.e., the product of the lengths of the two input sequences) by the run time. Table 7 shows that SuSy achieves more than 5× performance improvement compared with HeteroCL and more than 70× improvement compared with Spatial. In addition, we are running at a much higher frequency because, with SuSy, we can explicitly skew the iteration space by using space-time transformation to better pipeline the design.

6 RELATED WORK
There exists a large body of literature on systolic array synthesis that enables programmers to generate systolic arrays at a high abstraction level [2, 5, 10, 11, 21, 24, 31–33].

Systolic array compilers with a push-button compilation flow – Compilers such as [2, 5, 11, 31] provide an end-to-end flow to generate systolic arrays without much user intervention. These compilers select the space-time transformation and other necessary optimizations based on built-in heuristics or automatic design space exploration. While delivering high productivity, these compilers usually fail to achieve high performance due to two major reasons: incomplete optimization directives and design space. Many optimizations are missing in the previous work. For example, vectorization and I/O isolation are missing in [2, 31]. Loop infinization is missing in PolySA [5]. The missing of such optimizations could lead to sub-optimal designs. Apart from the compilers that target general systolic algorithms, there are also efforts attempting to generate domain-specific systolic arrays [8, 33]. For instance, Gemmini [8] and the framework proposed by Wei et al. [33] propose to generate efficient systolic arrays for deep neural networks (DNNs). Although both of them adopt configurable templates that generate high-performance systolic arrays, they are limited to DNNs.

Systolic array compilers with user-guided optimizations – In comparison, works such as MMAlpha [10] and T2S-Tensor [32] take in user-specified optimizations. MMAlpha [10] is built upon UREs and lets programmers specify the space-time transformation. It supports both manual and automatic scheduling selection similar to the works in the previous category. However, it lacks the support for optimizations such as vectorization and reuse buffer insertion. A more recent work T2S-Tensor [32] incorporates richer optimizations compared with MMAlpha. It is the first work that inherits the principle to decouple the computation from the scheduling in designing systolic arrays. Nonetheless, T2S-Tensor can only generate systolic arrays for dense tensor kernels. In addition to those kernels, SuSy can generate systolic arrays for a much wider range of applications with UREs. Moreover, users can explore a larger design space with space-time transformation. Finally, by generating synchronous hardware, we can largely reduce the resource usage.

General HLS compilers – Beyond generating systolic arrays, there is also a plethora of work targeting implementing general applications on FPGAs [3, 6, 16, 21, 34]. However, experimental results show that there still exists a performance gap between such frameworks and dedicated systolic array compilers like SuSy.

7 CONCLUSIONS AND FUTURE WORK
We have presented SuSy, a programming model for productively building high-performance systolic arrays. With SuSy, programmers can describe any systolic algorithm with UREs and also efficiently explore different spatial optimizations, such as space-time transformation and reuse buffer insertion. Moreover, we provide an end-to-end compilation flow targeting Intel FPGAs. Experiment results show that we can indeed achieve high performance on not only dense tensor kernels but also bioinformatics benchmarks. We believe SuSy can bridge the gap between productivity and quality of the development of systolic arrays on FPGAs.

We plan to release the proposed programming model in an open-source format. Moreover, we will introduce more features to SuSy, such as autotuning, reusing systolic arrays, and customized throughput analysis. We also plan to extend SuSy to support more complex benchmarks such as an entire deep learning model.

ACKNOWLEDGEMENTS
This research was supported in part by CRISP, one of six centers in JUMP, a Semiconductor Research Corporation (SRC) program sponsored by DARPA, NSF/Intel CAPA Awards #1723715 and #1723773, and NSF Award #1909661. We thank Geoff Lowney, John C Kreatsoulas, and Bernhard Friebe for sponsoring the project within Intel. We also appreciate the useful help from Justin Gottschlich, John Freeman, Mohamed Issa, and Nitish Srivastava.
REFERENCES


