HeteroFlow: An Accelerator Programming Model with Decoupled Data Placement for Software-Defined FPGAs

Shaojie Xiang*, Yi-Hsiang Lai, Yuan Zhou, Hongzheng Chen, Niansong Zhang, Debjit Pal, Zhiru Zhang*
1 School of Electrical and Computer Engineering, Cornell University, USA
*{sx233,zhiru}@cornell.edu

ABSTRACT
To achieve high performance with FPGA-equipped heterogeneous computer systems, it is crucial to co-optimize data placement and compute scheduling to maximize data reuse and bandwidth utilization for both on- and off-chip memory accesses. However, optimizing the data placement for FPGA accelerators is a complex task. One must acquire in-depth knowledge of the target FPGA device and its associated memory system in order to apply a set of advanced optimizations. Even with the latest high-level synthesis (HLS) tools, programmers often have to insert many low-level vendor-specific pragmas and substantially restructure the algorithmic code so that the right data are accessed at the right loop level using the right communication schemes. These code changes can significantly compromise the composability and portability of the original program.

To address these challenges, we propose HeteroFlow, an FPGA accelerator programming model that decouples the algorithm specification from optimizations related to orchestrating the placement of data across a customized memory hierarchy. Specifically, we introduce a new primitive named .to(), which provides a unified programming interface for specifying data placement optimizations at different levels of granularity: (1) coarse-grained data placement between host and accelerator, (2) medium-grained kernel-level data placement within an accelerator, and (3) fine-grained data placement within a kernel. We build HeteroFlow on top of the open-source HeteroCL DSL and compilation framework. Experimental results on a set of realistic benchmarks show that, programs written in HeteroFlow can match the performance of extensively optimized manual HLS design with much fewer lines of code.

CCS CONCEPTS
• Hardware → Hardware description languages and compilation; High-level and register-transfer level synthesis;

KEYWORDS
Programming Model; Decoupled Data Placement; DSL

ACM Reference Format:

1 INTRODUCTION
FPGA accelerators leverage distributed, specialized datapaths to enable massively parallel and/or deeply pipelined computation on-chip. In comparison, off-chip memory accesses remain a bottleneck in terms of both latency and bandwidth. Hence contemporary accelerators typically allocate significant resources to form customized memory hierarchies that ensure the many parallel compute engines are fed with data at a sufficient rate.

A key distinction from general-purpose computing is that FPGA programmers must leverage the application/domain knowledge to explicitly manage the orchestration of the important data, namely, choosing the “right” type of memory storage to place the “right” granularity of data and moving them in and out at the “right” moment. For example, a recent study shows that carefully managing the data layout and communication schemes of the FPGA accelerators can result in a 3–8× performance improvement on a collection of benchmarks [30]. In this paper, we use the term data placement to broadly refer to the programmer-managed control of data orchestration and marshaling across the accelerator’s memory hierarchy. A well-designed data placement scheme should act in concert with compute scheduling to maximize data reuse and bandwidth utilization for both on- and off-chip memory accesses.

Optimizing the data placement for FPGA accelerators is by no means an easy task, especially using the conventional RTL-based design methodology. Modern high-level synthesis (HLS) tools improve the programmability of FPGAs by raising the level of design abstraction using software programming languages [11, 26]. However, there are still several major downsides of the current HLS programming models, which often result in less satisfactory performance and repeated engineering effort:

• To achieve a high-performance, programmers must acquire in-depth knowledge of the target FPGA device and its associated memory system before applying a set of optimizations that account for the host-accelerator communications as well as the interactions between different sub-modules within the accelerator.
• Current HLS programming models entangle algorithm descriptions with hardware customization techniques including data placement. HLS users often have to substantially perturb the structure of the (originally algorithmic) code and insert many low-level vendor-specific constructs such as pragmas and library calls. This significantly lowers the readability and portability of the design.
• The contemporary C-based HLS methodology lacks a concise and consistent abstraction for expressing data placement schemes across different levels of the custom memory hierarchy, compromising the design modularity and composability. The lack of explicit programming abstraction of data placement may also hinder effective compiler analyses and optimizations.
Some recent HLS research has proposed end-to-end compilation flow using polyhedral analysis to generate high-performance FPGA accelerators from C/C++ programs in a push-button manner [6, 9, 12, 43]. The high-level goal is to allow programmers to focus on the algorithms, while the compiler automatically explores architecture design space. However, these methods mainly focus on kernel-level compilation, where the compute kernels are restricted to highly regular loop nests such as those commonly seen in systolic algorithms. For example, AutoSA [43] automatically builds systolic arrays from a plain C/C++ program without sophisticated manual annotations or code changes. While it provides autotuning capabilities that explore different data placement schemes (e.g., weight-versus output-stationary), the AutoSA compiler is limited to systolic design that contains a loop nest (or function) with tens to hundreds of operations.

Another active line of work attempts to further raise the abstraction level of FPGA programming by leveraging domain-specific languages (DSLs) and promoting separation of concerns [24, 25, 27, 35, 40]. One recent example is HeteroCL [24], which provides a Python-based embedded DSL and compiler for FPGA accelerator programming. Inspired by Halide [36] and TVM [8], HeteroCL separates an algorithm specification from a temporal compute schedule such as loop reordering and tiling. HeteroCL further decouples the algorithm from on-chip memory customization and data quantization schemes. However, it does not provide programming support for the explicit management of data placement.

In this paper we propose HeteroFlow, an FPGA accelerator programming model that supports a data placement specification decoupled from the algorithm description and other hardware customizations. HeteroFlow provides a unified programming interface for customizing: (1) host-accelerator data placement, where a programmer can specify in a concise and portable manner the data schemes between the CPU host memory and the FPGA accelerator (or the device memory associated with the accelerator); (2) inter-kernel data placement, where efficient on-chip data streaming (via FIFO and multi-buffers) can be easily enabled between different compute kernels within an accelerator; (3) intra-kernel data placement, which allows productive yet expressive specifications of various fine-grained dataflow patterns commonly used in spatial architectures such as systolic arrays.

Our main technical contributions are as follows:

- To our knowledge, this is the first work to introduce an FPGA-focused high-level programming model with decoupled data placement specifications. The proposed HeteroFlow approach separates the concerns of algorithmic optimizations from orchestrating the placement of data across a customized memory hierarchy, improving both design productivity and portability.
- Unlike conventional HLS, HeteroFlow provides a unified programming interface named .to(), for expressing data placement optimizations at different levels of the design/memory hierarchy (i.e., host-accelerator, kernel-to-kernel, and intra-kernel), resulting in a more modular and composable design specification.
- We extend the open-source HeteroCL framework [24] to implement the .to() primitive, enabling programmers to co-optimize data placement schemes with other hardware customization techniques such as tiling and data quantization. With HeteroFlow, a programmer can further leverage .to() to seamlessly integrate non-systolic kernels with optimized systolic arrays (either directly specified in HeteroFlow or generated by an existing optimizing compiler [43]).
- We evaluate our proposed framework on a set of realistic benchmarks and show that programs written in HeteroFlow can match the performance of extensively optimized manual HLS design with much fewer lines of code.

2 BACKGROUND

Data Placement for FPGA Accelerators. When programming an FPGA using HLS, the designer is responsible for orchestrating the placement and movement of data between memory buffers inside the FPGA chip, and between the FPGA and the CPU host. Common methods for on-chip memory management include single buffer, double buffer, and streaming FIFO. CPU-FPGA communication can be realized using DMA engines. On certain platforms, the FPGA is allowed to directly read data from the CPU’s host memory or cache.

Inspired by [33], we categorize these data placement methods along two dimensions. The first dimension is whether the requester of data loading is also the consumer of the data. This is common for traditional computational platforms (e.g., CPUs with caches and GPUs with shared scratchpad memories) and we refer to this data access scheme as coupled access-execute. In this scenario, data access and computation cannot be performed at the same time. For heterogeneous CPU-FPGA platforms, directly reading from the host memory or performing communication using a single buffer inside the FPGA fall into this category. On the contrary, it is common for one stage of an FPGA accelerator to consume the data in a buffer while a separate stage is storing data into the buffer. This approach is referred to as decoupled access-execute (DAE) because data access and execution can be performed in parallel. Loading data from the host using DMA, and performing on-chip communication through FIFO or double buffers fall into this category.

The second dimension is whether the requester of data loading has complete knowledge and control about the exact location of the data in the memory hierarchy. When caches are present in the memory hierarchy, the load initiator only interacts with the first-level cache, and the memory system decides how to transfer the data and where to keep the data. Such a scheme is implicit and alleviates the designer’s burden of managing the memory hierarchy. However, the area and performance penalty of implicit data orchestration is often too high for hardware accelerators. As a result, FPGA accelerators usually adopt explicit data orchestration. For on-chip communication, the accelerator knows the exact location of the data when passing data using FIFOs or buffers. Specifically, loading data from host memory using DMA belongs to explicit data orchestration, because the DMA engine in the accelerator knows the address to the host memory buffer.

Programming with Decoupled Hardware Customizations. The core tenet of a decoupled programming model is to separate the algorithmic description from the specification of target-dependent optimizations (e.g., vectorization). The algorithm only describes what is computed, while the customizations specify how the computation should be performed on hardware. The decoupled programming
We use image blurring as a motivational example to demonstrate we end up with 8 compute units executing in parallel. As shown in L8, which is less productive and more error-prone.

Vivado HLS syntax. With HLS, in addition to defining a top-level function (L3-4), we need to specify the data communication interface for handling data transfer (i.e., the host code). We show the optimizations in HLS. The algorithm takes in a 2D image as an input and computes the output by pushing it through two back-to-back 1D convolution kernels. To achieve better performance, we apply several hardware customization techniques such as loop tiling, data reuse, and data quantization. In the following, we focus on constructs and optimizations related to data placement.

To begin with, we describe the boundary between host and accelerator. In HLS, we need to maintain two sets of codes: one for describing the offloaded logic (i.e., the accelerator code) and one for handling data transfer (i.e., the host code). We show the optimized accelerator code in Figure 1. Throughout this example, we use Vivado HLS syntax. With HLS, in addition to defining a top-level function (L3-4), we need to specify the data communication interface via vendor-specific directives such as pragma HLS interface. If a user decides to shift the boundary between host and accelerator, they need to extensively restructure the code by modifying the top-level function signature, the directives, and the function body, which is less productive and more error-prone.

More work needs to be done when the number of data transferred exceeds the number of physical ports. In this case, programmers need to manually schedule the I/O. Here, after loop tiling and unrolling, we end up with 8 compute units executing in parallel. As shown in L9,

![Figure 1: Accelerator code for blur in HLS.](image1)

Table 1: Example customization primitives in HeteroCL [24].

<table>
<thead>
<tr>
<th>(a) Compute Customization</th>
<th>(b) Memory Customization</th>
<th>(c) Data Type Customization</th>
</tr>
</thead>
<tbody>
<tr>
<td>s[stage].pipeline(axis, ii): pipeline loop with II=11</td>
<td>s[stage].unroll(axis, factor): unroll loop with target factor</td>
<td>s.quantize(tensor, dtype): quantize tensor to fixed-point type</td>
</tr>
<tr>
<td>s[stage].tile(i, factors): tile loop with factors</td>
<td>s.reuse_at(tensor, stage): create reuse buffer for tensor in stage</td>
<td>s[stage].pipeline(axis, ii): pipeline loop with II=11</td>
</tr>
</tbody>
</table>

To summarize, to apply data placement at different levels, we need 8 input and 8 output ports (i.e., 16 ports in total). However, assuming the target accelerator only has 14 ports per DRAM bank, we need to schedule the I/O due to insufficient ports (L9 and L11).

![Figure 2: Describing task-level dataflow with FIFOs and vendor-specific directives in HLS.](image2)

![Figure 3: Realizing loop-level dataflow using a systolic array.](image3)

To exploit task-level parallelism, one way is to execute the two convolution kernels in a dataflow fashion. In HLS, as shown in Figure 2, we need to first define the FIFOs that connect the two compute kernels in L3. We also need to configure the FIFO depth in L4-5. Finally, we may need to include vendor-specific directives such as pragma dataflow for the HLS compiler to generate the right hardware architecture (L2). Such an approach does not scale well when the number of compute kernels increases.

Finally, for loop-level dataflow, a common approach is to generate high-performance spatial architectures such as systolic arrays. Figure 3 shows the HLS code that implements the second convolution kernel as a weight-stationary (semi-)systolic array. With HLS, describing a systolic array is usually widely different from describing general computation. For instance, we need to define the behavior of each processing element (PE) in the array (L1-2). We also need to define the connections between the PEs (L7-12), which includes nontrivial data orchestration such as broadcasting and draining. Any mismatches may break functionality or result in deadlocks.

To summarize, to apply data placement at different levels, we need not only to use a wide variety of vendor-specific directives but to take care of low-level target-specific details as well. The tightly entangled algorithm specification and data placement schemes make the codes

```c
typedef ap_int<W> DTYPE;

// max number of ports per DRAM bank = 14

void blur(DTYPE* input0, ..., DTYPE* input6, 
DTYPE* output0, ..., DTYPE* output6) {
  #pragma HLS interface port=input0 bundle=g0 burst=32 
  #pragma HLS interface port=input1 bundle=g1 burst=32 
  ...
  stream<DTYPE> fifo_in[8], fifo_out[8];
  input_io_schedule(fifo_in, input0, ..., input6);
  compute_units(fifo_in, fifo_out);
  output_io_schedule(fifo_out, output0, ..., output6);
}

void compute_units(stream<DTYPE> fifo_in[8], fifo_out[8]) {
  stream<DTYPE> fifo_inter[8]; #pragma HLS dataflow 
  #pragma HLS stream var=fifo_inter[0] depth=32 
  #pragma HLS stream var=fifo_inter[1] depth=32 
  ...
  conv1(fifo_in, fifo_inter);
  conv2(fifo_inter, fifo_out);
}

void PE(DTYPE weight, stream<DTYPE> Xin, Yin, Yout) 
  Yout.write(weight * Xin.read() + Yin.read());

void conv2(stream<DTYPE> fifo_inter[8], fifo_out[8]) {
  for (yo=0; yo<128; yo++)
    ...
  for (xoi=0; xoi<8; xoi++)
  
  #pragma HLS unroll stream<DTYPE> Xin[3], Yin[3], Yout[3];
  broadcast((fifo_inter, Xin[0], Xin[1], Xin[2]);
  PE(w2[0], Xin[0], Yin[0], Yout[0]); 
  PE(w2[1], Xin[1], Yin[1], Yout[1]); 
  PE(w2[2], Xin[2], Yin[2], Yout[2]);
  data_drainer(Yout[2], fifo_out));}
```
Table 2: Semantics of the .to() primitive for data placement — At each level of placement, multiple data orchestration methods with different performance-area trade-offs are supported. We mark the default mode(s) as bold. Inter- and intra-kernel data placement schemes share the same set of modes.

<table>
<thead>
<tr>
<th>Level of Placement</th>
<th>Data Granularity</th>
<th>Destination</th>
<th>Mode</th>
<th>Access Order</th>
<th>Hardware Implementation</th>
<th>Area Overhead</th>
<th>DAE</th>
<th>Data Movement</th>
</tr>
</thead>
<tbody>
<tr>
<td>Host-accelerator</td>
<td>Tensor</td>
<td>Storage Media</td>
<td>Cache</td>
<td>Arbitrary</td>
<td>Cache/Cache Interface</td>
<td>High</td>
<td>N</td>
<td>Implicit</td>
</tr>
<tr>
<td>Inter-kernel</td>
<td>Tensor</td>
<td>Compute Stage(s)</td>
<td>DMA</td>
<td>Sequential</td>
<td>FIFO+BRAM</td>
<td>Medium</td>
<td>Y</td>
<td>Explicit</td>
</tr>
<tr>
<td>Intra-kernel</td>
<td>Scalar</td>
<td></td>
<td>Stream</td>
<td>Sequential</td>
<td>SRL, BRAM, etc.</td>
<td>Low</td>
<td>Y</td>
<td>Explicit</td>
</tr>
</tbody>
</table>

Table 2 describes the semantics of the .to() primitive, which takes in three arguments: the data to be placed, the destination where the data is placed, and the mode of placement. The types and values of these arguments may vary at different levels of design hierarchy:

- At the host-accelerator level, a tensor object (single or multi-dimensional array) is typically transferred between the host memory and the FPGA accelerator (either to/from the device memory or directly to/from the on-chip memories). The data can be accessed either through DMA or a cache-coherent interface.
- At the inter-kernel level, .to() can be used to place the data produced by one kernel (or a compute stage) to another kernel. Here each kernel is loosely defined as a loop nest or a function and typically each kernel produces one or more tensor objects. If the data elements in the tensor object are produced and consumed in the same sequential order, the compiler infers a FIFO to decouple the kernel computation from the communication. If the access order is arbitrary, a multi-buffer (typically a double-buffer) is generated. Unlike existing dataflow-oriented programming languages [5, 9, 14, 28, 34, 41], HeteroFlow does not require the explicit insertion of FIFO reads/writes. It is worth noting that .to() does not define the data dependence between kernels. Instead, the dependence is already defined by the algorithm specification. Here, .to() only describes the mechanism of the data placement.
- Finally, at the intra-kernel level, a sequence of .to() primitives can be combined to describe various fine-grained dataflow patterns within a kernel (i.e., a loop nest). The compiler can then leverage these explicitly specified patterns to infer highly efficient spatial architectures such as systolic arrays.

Table 2 also shows some additional attributes associated with the different modes of data placement. In the following, we describe how .to() and its associated modes operate at each level in more detail.

4 THE PROGRAMMING MODEL

To overcome the deficiencies of HLS programming mentioned in Section 3, we propose HeteroFlow to enable programmers to specify data placement at different levels of design hierarchy and data granularity using a unified interface via the .to() primitive. Figure 5 provides an overview of the HeteroFlow programming model using the image blur example. With the .to() primitive, programmers can concisely specify data placement at multiple design hierarchies without changing the algorithm description as shown in the code snippet on the left. The resulting accelerator implementation on a CPU+FPGA platform is sketched on the right.

### 4.1 Host-Accelerator Data Placement

For a realistic application, it is usually not practical or beneficial to offload the entire program to the FPGA. Thus, programmers need to determine which portion(s) of the program should be accelerated. As shown in Section 3, the HLS users need to maintain both the accelerator code and host code. Using such an approach, if a user decides to change the placement of certain data (e.g., from host to accelerator), they have to extensively modify both portions. Moreover, programmers need to carefully manage the I/O scheduling with vendor-specific directives and other low-level library calls.

![Figure 4: Co-optimizing data placement with other hardware customization in HLS.](image)

![Figure 5: Overview of HeteroFlow programming model.](image)
Processor
FPGA
Cache/IF
Device DRAM
Host DRAM
Host CPU
Accelerator

(a) Different data placement modes on an FPGA platform

(b) HeteroFlow code

import heteroflow as hf
p = hf.Platform.xcel_system
# Case 1. DMA (direct streaming)
s.to(data, p.xcel, hf.IO.Cache)
# Case 2. DMA (via device DRAM)
s.to(data, p.xcel.DRAM).to(p.host)
# Case 3. Data access over cache-coherent interface
s.to(tensor, p.xcel, hf.IO.Cache)

Figure 6: Example use cases of host-accelerator .to().

In contrast, HeteroFlow uses the .to() primitive to decouple host-accelerator data placement from the algorithm specification, which has several advantages. First, the decoupled primitive allows the programmer to flexibly move the boundary between the host and accelerator. In other words, users only need to add or remove primitives, or change the data or destination without tainting the algorithmic code. Second, since the primitive is largely device independent, it is much easier to port the same program to other FPGA-equipped platforms. Meanwhile, the HeteroFlow compiler performs legality checks on the compatibility of the specified data placement modes. Finally, the I/O management and the optimization are now taken care of by the HeteroFlow compiler (more details available in Section 5.1).

The common use cases of .to() for host-accelerator data placement is shown in Figure 6. First, we import the predefined platform from HeteroFlow in L1-2. We then specify the destination and the mode for data placement. For the destination, every platform has two attributes: host and xcel. In Case 1, without specifying the mode, it is set to DMA by default. The HeteroFlow compiler automatically infers the low-level target-specific communication mechanism. By default, the data is transferred via direct streaming. However, if the data cannot be accessed in sequence, the data is first placed on the device memory (e.g., DRAM). Then, the data is loaded to the accelerator via communication protocols such as AXI. Instead of letting the compiler infer the communication mechanism, users can also explicitly specify the exact storage to place data. For example, in Case 2, we specify that we transfer data back to the host via device DRAM. Users can also set mode to Cache as in Case 3 if the target device provides on-chip caches or cache-coherent interfaces (i.e., Cache/IF in Figure 6).

4.2 Inter-Kernel Data Placement

To achieve efficient data streaming between compute kernels, the common practice is to use FIFOs to connect kernels or use double buffers to store the intermediate results. However, as we have shown in Section 3, both approaches are non-trivial in HLS. For FIFO-based connections, programmers need to explicitly replace the original array accesses with FIFO reads/writes (e.g., hls::stream) and provide additional vendor-specific directives (e.g., pragma HLS dataflow). For double buffers, programmers need to manage the buffer indices and the read/write behaviors. Both methods require tremendous effort to restructure the original program.

With the .to() primitive, programmers can easily apply various data placement schemes by setting the mode without touching the algorithm specification. Figure 7 shows examples of use cases of .to(). If no .to() is specified, the HeteroFlow compiler generates a single buffer by default. However, once it is specified as in Case 1, we now transfer the tensor to the consumer stage via either FIFO or double buffer depending on the access order. The programmer can also enforce the use of FIFO with a specific depth. Case 2 shows a more advanced use case, which further specifies the loop axis of the consumer stage. This is useful for both single and double buffer modes when we only want to transfer a subset of the data (e.g., a tile) at a time. In addition to one-to-one connection between two kernels, we can use .to() to concisely express the broadcast to a list of kernels as shown in Case 3. Finally, we can also combine inter-kernel data placement with host-accelerator data placement by cascading .to(). In Case 4, by cascading the two primitives, depending on the access order, if it is sequential, we directly transfer the tensor to the consumer stage via FIFO. Otherwise, an on-chip double buffer is generated to store the tensor. With the double buffer, the compiler generates a stream to transfer the tensor to the accelerator via FIFO.

4.3 Intra-Kernel Data Placement

With HeteroFlow, a programmer can further leverage .to() to specify fine-grained data placement schemes. More concretely, a sequence of .to() primitives can be cascaded to describe near-neighbor connections that are commonly seen in efficient spatial architectures such as systolic arrays. In Figure 8, Case 1 shows an example of the cascaded .to()’s, where a scalar is propagated through multiple PEs. Here PEs are also compute stages, which can result from loop unrolling (i.e., if a loop is unrolled N times, we end up with N new stages). We can also use .to() to broadcast a scalar to a set of PEs as shown in Case 2. Here we use tensor.v to differentiate from tensor; the former is a scalar while the latter is a tensor. By concisely expressing these commonly-used design patterns such as cascade and broadcast, we can productively describe (and explore) various systolic and semi-systolic structures in a decoupled way without changing the algorithm code. Note that if we opt to use systolic array compilers such as AutoSA [43] as a back end, we can still leverage the user-specified dataflow patterns to constrain the search space of backend optimization.

Figure 9 shows a more complete example with general matrix multiplication (GEMM). The algorithm is defined in Figure 9b L1-5. In this example, we generate a 2x2 systolic array for simplicity. It can be easily extended to a larger size. If we unroll the loop in L6 without

Figure 7: Example use cases of inter-kernel .to().

Figure 8: Example use cases of intra-kernel .to().
4.4 A Complete Example

Figure 10 shows a complete image blur example that uses the \(.to()\) primitives. We first describe the image blurring algorithm using HeteroCL APIs (L1-10). We then apply host-accelerator data placement in L18 and 21. For kernel-level data placement, we generate a local buffer by cascading two \(.to()\) in L18 and 21. To describe a different dataflow pattern, \(.to()\) along with a specified axis to load tiles to an on-chip double buffer (L18). Similarly, we apply the same set of compute customization to the second convolution kernel (L24-26) for proper streaming. Another important optimization to ensure the FIFO connection is inserting reuse buffers via \(.reuse_at()\) (L20). We also unroll the tiled loops to have multiple compute units calculate the outputs in parallel (L17 and 28). Finally, we combine data type customization using \(.quantize()\) (L36). To sum up, HeteroFlow provides a unified and compact programming interface via \(.to()\), which applies to different levels of the design hierarchy and inter-operators with other hardware customization primitives. It is worth noting that aside from the example shown in Figure 10, programmers can also compose \(.to()\) with other primitives to explore various trade-offs in the comprehensive design space for data placement customization.

5 COMPILATION FLOW

This section describes an end-to-end compilation flow that generates HLS code from an input HeteroFlow program, as shown in Figure 11. The HeteroFlow compiler is built on the open-source HeteroCL.
We use a set of binary constants $l_a$ we constrain its direct consumers in the DFG to be placed onto the accelerator. Since users may only specify for each data and compute. With complete placement information takes in the partially annotated DFG and decides placement schemes for improving the bandwidth utilization. Finally, HeteroFlow generates optimized HLS C/C++ or OpenCL code. In the following, we provide more details on the placement inference, off-chip memory access optimization, and code generation.

5.1 Inference of Compute/Data Placement

To free programmers from tediously marking the placements of all data in the program, HeteroFlow automatically infers placement scheme for the portion of data and compute that is not explicitly annotated with to(). We formulate placement inference as an integer linear programming (ILP) problem. Given a HeteroFlow program modeled as a DFG, $G = (V, E)$, where each vertex $v \in V$ represents a compute stage, and each edge $e \in E$ represents the data dependency between a pair of vertices with respect to a particular data object, we define a set of binary variables $N_v$ to represent the placement of computation at each node. For all $v \in V$, $N_v = 1$ if and only if node $v$ is mapped to the accelerator. To represent the data placement, we define another set of binary variables $N_e$, where for $e = (u, v) \in E$, $M_e = \text{XOR}(N_u, N_v)$, i.e., $M_e = 1$ if and only if the edge $e$ corresponds to an off-chip memory read or write. Each node is associated with a list of resource estimates $res_i(v)$, if this node is implemented on the accelerator. Each edge is associated with an estimated latency $lat(e) = \text{data\_size}(e)/bw$, if the edge involves off-chip communication. Here the off-chip memory bandwidth $bw$ is measured through profiling. For each data array with user-specified data placement, we constrain its direct consumers in the DFG to be placed onto the same device as the data itself. As an example, if the user specifies .to(image, p.xcel), then any DFG node that directly consumes the array image will be placed onto the accelerator. The set of DFG nodes affected by these user-specified constraints is denoted as $U \subseteq V$. We use a set of binary constants $c_o$ to represent the user-specified constraints: for all $e \in E$, $c_o = 1$ if and only if the edge $e$ must be placed onto the accelerator. With these definitions, we can formulate the ILP as follows:

Minimize $\sum_{e \in E} lat(e) \times M_e$
subject to
$\forall v \in U$, $N_v = c_o$
$\forall e = (u, v) \in E$, $M_e \leq N_u + N_v$, $M_e \geq N_u - N_v,$
$M_e \geq N_v - N_u$, $M_e \leq 2 - N_u - N_v$
$\forall i \in \{\text{BRAM, LUT, FF, DSP}\}, \sum_{v \in V} res_i(v) \times N_v \leq b_i$

where the second set of constraints linearize the XOR relationship between $M_e$, $N_u$, and $N_v$. The last set of constraints imply that the total resource utilization of all DFG nodes mapped to the accelerator must be below the amount of available resources. Figure 11 shows an example of placement inference, where the inference algorithm takes in the partially annotated DFG and decides placement schemes for each data and compute. With complete placement information for all nodes and edges in the DFG, the accelerator-specific subgraph can be extracted, and hardware customizations can be applied to improve the performance of the accelerator.

5.2 Automatic I/O Optimizations

After graph partitioning, the HeteroFlow compiler automatically optimizes the off-chip memory accesses at the boundaries of the FPGA subgraph(s). These optimizations aim to saturate the off-chip memory bandwidth and maximize the throughput of memory accesses. The hardware information (e.g., device DRAM capacity and physical I/O port limit) needed by the compiler to make optimization decisions is included in the Platform object in HeteroFlow code.

Memory Coalescing: The maximum number of data bits that can be read out from the off-chip memory per access is usually larger than the data bitwidths used in the program. Memory coalescing tries to saturate the off-chip memory bandwidth by grouping multiple narrow memory accesses into one wider access. For each loop nest with a contiguous off-chip memory access pattern, HeteroFlow replaces the narrow memory operation with a bit-slice from a coalesced memory operation. The loop trip count and the bitwidth of the affected memory ports are also updated accordingly.

AXI Controller Configuration: The off-chip memory requests are initiated by on-chip AXI controllers and sent to off-chip memory controllers through the AXI bus. For modern FPGAs, the AXI controller is software-configurable and the configuration (e.g., burst length, I/O bundle) can affect the bandwidth efficiency in a subtle way. We employ a similar approach as proposed in [30] to profile microbenchmarks on a target platform and empirically decide the default threshold for each parameter based on the data size/bitwidth.

Memory Banking: Modern FPGA platforms are often equipped with multi-bank off-chip memories, e.g., DRAM or high bandwidth memory (HBM). To maximize off-chip memory throughput, the HeteroFlow compiler explores different off-chip data layouts and tries to minimize memory access conflicts by assigning competing off-chip memory accesses to different off-chip memory banks. Currently, HeteroFlow uses a simple greedy algorithm to decide the memory banking assignment – the compiler determines the priority of different memory requests based on their data transfer size, and then assigns the off-chip memory requests to any available off-chip memory that gives best performance for that memory request.

I/O Scheduling: Each off-chip memory bank on an FPGA can only serve a limited number of off-chip memory requests from different AXI controllers at the same time. An accelerator cannot be synthesized if it has too many parallel off-chip memory access requests. In such cases, the HeteroFlow compiler will insert a static scheduler inside the accelerator to arbitrate the off-chip memory requests to a limited number of AXI controllers. Similar to the memory banking optimization, the HeteroFlow compiler uses a greedy algorithm to assign the memory requests to the AXI controllers based on their priority (i.e., data transfer size). For memory requests that are assigned to the same AXI controller, the HeteroFlow compiler creates a for-loop in the generated HLS code to access data through the shared AXI controller. The AXI controller is shared between different requesters in a time-multiplexed fashion.

FIFO Inference: In addition to off-chip I/O optimization, HeteroFlow also automatically optimizes on-chip communication. Specifically,
our compiler can infer FIFO channels for sequential in-order inter-kernel communication. For intra-kernel data placement, the compiler automates several aspects of the systolic array generation such as insertions of data loader and drainer modules and the inter-PE communication media (FIFOs or shift registers), according to user-specified dataflow patterns using the .to() primitives.

5.3 Code Generation

The HeteroFlow backend emits OpenCL or HLS C/C++ code that can be compiled and deployed on mainstream FPGA platforms. This backend generates high-performance code for the communication channels with vendor-specific libraries and pragmas, and further leverages the existing HeteroCL compiler to realize an optimized accelerator according to other user-specified hardware customizations. Figure 12 shows the HLS code snippets generated by HeteroFlow, which includes data placement specification at different levels. Inside the compute kernel function mapped to a systolic array, HeteroFlow generates parallel PE chains connected by FIFOs for intra-kernel data movement (L3-9). In the top-level function on the FPGA accelerator, HeteroFlow assigns different memory interfaces according to the memory access pattern to achieve the best memory bandwidth with minimal hardware overhead (L13-14). Additionally, HeteroFlow automatically applies memory coalescing in the data loading loop to saturate the off-chip memory bandwidth (L15-18). On-chip FIFOs and double buffers are automatically generated to fulfill the requirements for inter-kernel data placement (L20-25).

6 EVALUATION

In this section, we select a set of realistic benchmarks and evaluate the accelerators generated by HeteroFlow. We target two mainstream commercial FPGA boards: Xilinx Alveo U280 Accelerator Card and Intel Stratix 10 (S10) GX2800. We use Xilinx Vivado 2019.2 [44] and Intel FPGA SDK for OpenCL 18.0 [19] to synthesize bitstream.

6.1 Case Study: Optical Flow

Optical flow is a widely used video processing algorithm for motion detection. We show the dataflow graph in Figure 13, where each block represents a loop that processes the input frame(s) and generates output in raster scan order. We choose the algorithm implemented in the Rosetta benchmark suite [46]. The algorithm reads in a sequence of HD video frames (436×1024) and outputs a 2D vector field that reveals the object’s motion.

Figure 13 also shows the HeteroFlow code to optimize optical flow. In L2, we move the packed input frames from Pack stage to the accelerator, and the final output back to the host. Consequently, the Pack stage is computed on the host, and all other stages are accelerated on the FPGA device. The Unpack stage reads the packed frame from off-chip device memory, unpacks it, and sends it to the following stages. We also connect stages with inter-kernel FIFOs (L4) and co-optimize data placements with reuse buffer and quantization (L6-7). For comparison, Figure 14 shows the HLS counterpart for defining the I/O interface, which is much more verbose.

We evaluate the design on different FPGAs and compare the performance with manually optimized HLS design from [46]. The results are shown in Table 3. Our design matches the performance of the manually optimized design in HLS C++, while requiring 3.6x fewer lines of code. To evaluate portability, we also map the design to an Intel Stratix 10 FPGA. Since the Intel OpenCL SDK for FPGA does not provide direct support for fixed-point data types, we use floating-point data types for evaluation. The full-precision design results in more resource consumption on Intel Stratix 10 FPGA, and its run time is slightly longer due to a lower frequency.

6.2 Case Study: GEMM

We use 64×64×64 GEMM as an example and use .to() to implement it with systolic arrays of different dataflow patterns. Due to limited on-chip resource on an FPGA, we can fully unroll the loops to build a 64×64 systolic array. Instead, we tile the loop nest with a factor of (4,4) and implement the inner loops with a 4×4 systolic array that
Table 3: Evaluation on optical flow in HeteroFlow — In addition to the resource usage, we show the maximum frequency (Fmax), run time (RT), and the number of lines of code (LoC).

<table>
<thead>
<tr>
<th>FPGA</th>
<th># LUT/FF</th>
<th># BRAM/DSP</th>
<th>Fmax(MHz)</th>
<th>RT(ms)</th>
<th>LoC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rosetta [46]</td>
<td>U280</td>
<td>21.7K/30.5K</td>
<td>66/198</td>
<td>300</td>
<td>3.49</td>
</tr>
<tr>
<td>HeteroFlow</td>
<td>U280</td>
<td>23.8K/32.6K</td>
<td>64/182</td>
<td>300</td>
<td>3.43</td>
</tr>
<tr>
<td>HeteroFlow</td>
<td>S10</td>
<td>29.5K/58.1K</td>
<td>48/106</td>
<td>286</td>
<td>3.82</td>
</tr>
</tbody>
</table>

HeteroFlow can generate systolic arrays using AutoSA [43] or the HLS C/OpenCL backend. The AutoSA backend provides a push-button solution to generate high-performance systolic array code, but it has limited support for quantization. We run the experiments on Xilinx U280 FPGA, where the input and output data are transferred between host and accelerator through HBM banks. The results are shown in Table 4. The IS/OS systolic array generated by the AutoSA backend has close performance. AutoSA generates a different I/O network to load (drain) data to (from) systolic arrays of different dataflow patterns. Such an I/O network could be complex and consume more on-chip resources. In HeteroFlow, we used .to() to optimize the off-chip memory (i.e., double buffer and memory coalescing), and we are able to achieve very close performance with AutoSA using less resource. We can further quantize the design to fixed-point to achieve an even better throughput. Notably, HeteroFlow can also integrate optimized systolic arrays generated by AutoSA with other kernels using the .to() interface, although currently AutoSA only generates single systolic array kernel.

Table 4: Evaluation on GEMM systolic array in HeteroFlow — We measure the throughput in Giga operations per second (GOPS).

<table>
<thead>
<tr>
<th>Data type</th>
<th># LUT/FF</th>
<th># BRAM/DSP</th>
<th>GOPS</th>
</tr>
</thead>
<tbody>
<tr>
<td>IS (HF-AutoSA)</td>
<td>FP32</td>
<td>36.9K/44.1K</td>
<td>47/48</td>
</tr>
<tr>
<td>OS (HF-AutoSA)</td>
<td>FP32</td>
<td>42.3K/57.9K</td>
<td>103/48</td>
</tr>
<tr>
<td>OS (HF-HLSC)</td>
<td>FP32</td>
<td>25.4K/32.9K</td>
<td>23/48</td>
</tr>
<tr>
<td>OS (HF-HLSC)</td>
<td>Fixed-16,4</td>
<td>10.2K/15.2K</td>
<td>15/16</td>
</tr>
</tbody>
</table>

6.3 Case Study: K-Nearest Neighbors

K-nearest neighbors (KNN) is a classification algorithm used in a wide range of domains such as machine learning and data mining [3, 15]. In this case study, we port an HLS-based KNN implementation from uBench [30] to HeteroFlow and show that the HeteroFlow compiler can automatically optimize I/O to improve the performance.

Figure 15 shows the KNN code snippet in HeteroFlow. Since paired distances between the query point and data points in the KNN search space can be calculated independently, we duplicate multiple PEs to compute (L5). After each PE calculates and sorts the local distance, it sends the top-K results to a global merger to generate the final top-K distances (L6). These PEs access input data from the off-chip DRAM bank, and output is written back to the same location (L9). In this case study, we map the KNN design to a Xilinx U280 FPGA, and use only one DRAM bank on U280 to evaluate HeteroFlow’s automatic I/O optimizations in a resource constrained situation. A single DRAM bank can only serve memory requests from up to 15 AXI controllers at the same time. To make PEs and the global merger execute in parallel, programmers need to reserve one AXI controller for the global merger to write outputs to, and 14 AXI controllers for 14 PEs to read inputs from the same off-chip DRAM bank.

From the results shown in Table 5(a), we can obtain 4.82x speedup with optimizations in memory coalescing and AXI controller configuration. Since the total number of off-chip memory accesses in 14-PE KNN does not exceed the physical port limit, the I/O scheduling optimization does not improve the performance. HeteroFlow automatically optimizes off-chip memory accesses in 14-PE KNN and achieves same performance as the manually optimized design in [30] with much fewer lines of code. In Table 5(b), we increase the PE number to 28. This doubles the number of total parallel I/O requests, which exceeds the physical port limit of one DRAM bank. As a result, the design becomes non-synthesizable. With I/O scheduling optimization, HeteroFlow assigns two PEs to one AXI controller, which requests data from off-chip memory and sends data to the two PEs. Consequently, the 28-PE KNN design becomes synthesizable with limited I/O ports and achieves an even higher speedup of 5.30x.

6.4 Case Study: UltraNet

UltraNet [45] is an object detection neural network implemented on FPGAs, and the winner of the 2020 DAC System Design Contest. UltraNet has 9 convolution layers implemented as matrix multiplication units. Figure 16 shows the HeteroFlow code for UltraNet where we map the third Conv2D layer to a systolic array. The algorithm is defined in L1-4. We connect the second and third layers with a FIFO (L7). To map the third Conv2D layer to a systolic array, we first tile the PE number to 28. This doubles the number of total parallel I/O requests, which exceeds the physical port limit of one DRAM bank. As a result, the design becomes non-synthesizable. With I/O scheduling optimization, HeteroFlow assigns two PEs to one AXI controller, which requests data from off-chip memory and sends data to the two PEs. Consequently, the 28-PE UltraNet design becomes synthesizable with limited I/O ports and achieves an even higher speedup of 5.30x.
with 32 SIMD lanes theoretically offers 4x acceleration for the third layer. Hardware emulation shows that the third layer in baseline design takes 1.843M cycles to complete, while the systolic array implementation only takes 0.461M cycles. We show that with less than 10 lines of code, we achieve 3.99x speed up for the third layer, and an overall latency improvement from 2.97ms to 2.27ms.

7 RELATED WORK

**Dataflow HLS:** FPGA is an excellent fit for dataflow execution due to the availability of massive distributed hardware resources. Many HLS tools [20-22, 42] can automatically convert dataflow HLS programs into dataflow graphs followed by generation of dataflow circuits. Dynamic [20, 22] generates fine-grained elastic circuits to enable dynamically scheduled HLS. TAPA [10] defines a programming interface to describe dataflow parallelism within an application to construct heterogeneous pipelines. Optimus [18], Maxeler [31], and ST-Accel [37] propose a programming model to describe streaming applications as dataflow graphs. In comparison, HeteroFlow introduces a programming model with decoupled data placement and leverages the capability of downstream HLS tools to generate efficient dataflow accelerators for FPGAs.

**Dataflow DSL:** Several works propose DSLs and compilers [2, 5, 9, 13, 29, 38, 39] to automatically synthesize dataflow circuits. Darkroom [17] compiles image-processing programs directly into line-buffered pipelines. Spatial [23] defines special constructs to describe data movements between kernels in the program. SODA [9] is a DSL for stencil applications, and it compiles declarative operations into high performance dataflow architectures. In comparison, HeteroFlow provides a decoupled and unified programming interface for expressing data placement at different levels of memory hierarchy resulting in a modular and composable design specification.

**DSLs with Decoupled Optimization:** Halide [36] and TVM [8] decouple the algorithm definition from its schedule for building high performance kernels for image processing and deep learning applications. T2S [40] and SuSy [25] provide decoupled scheduling primitives to generate high-performance systolic architectures.

---

### Table 6: Comparison between HeteroFlow and other programming frameworks. DP stands for data placement.

<table>
<thead>
<tr>
<th>Design Entry</th>
<th>Decoupled Compute</th>
<th>Decoupled DP</th>
<th>Unified DP*</th>
<th>Design Complexity</th>
</tr>
</thead>
<tbody>
<tr>
<td>HLS</td>
<td>C++</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>Spatial [23]</td>
<td>C++</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>SODA [9]</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>Single kernel</td>
</tr>
<tr>
<td>AutoSA [4]</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>Single kernel</td>
</tr>
<tr>
<td>HeteroHalide [27]</td>
<td>DSL</td>
<td>Yes</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>T2S [40], SuSy [25]</td>
<td>DSL</td>
<td>Yes</td>
<td>Partially No</td>
<td>No</td>
</tr>
<tr>
<td>HeteroCL [24]</td>
<td>DSL</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>HeteroFlow</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
</tbody>
</table>

### Table 7: Compilation results on UltraNet in HeteroFlow.

<table>
<thead>
<tr>
<th># LUTs</th>
<th># FFs</th>
<th># BRAM</th>
<th># DSPs</th>
<th>Fmax(MHz)</th>
<th>RT(ms)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Baseline</td>
<td>60.2K</td>
<td>39.6K</td>
<td>377</td>
<td>508</td>
<td>231</td>
</tr>
<tr>
<td>Systolic Array</td>
<td>69.8K</td>
<td>39.4K</td>
<td>375</td>
<td>594</td>
<td>233.8</td>
</tr>
</tbody>
</table>

---

**ACKNOWLEDGEMENTS**

This research was supported in part by CRISP, one of six centers in JUMP, a Semiconductor Research Corporation (SRC) program sponsored by DARPA, NSF Awards #1453378, #1909661, #2118709, NSF/Intel CAPA Awards #1723715, and research gifts from Intel and Xilinx. We thank Xingyu Tian and Prof. Zhengnan Fang of Simon Fraser for their helpful discussions and the anonymous reviewers for their feedback on earlier versions of this manuscript.
REFERENCES


