



# **Architectural Specialization for Inter-Iteration Loop Dependence Patterns**


**Shreesha Srinath**, Berkin Ilbeyi, Mingxing Tan, Gai Liu  
Zhiru Zhang, Christopher Batten

Computer Systems Laboratory  
School of Electrical and Computer Engineering  
Cornell University


47th Int'l Symp. on Microarchitecture, Dec 2014








# Loop Dependence Pattern Specialization



**Intra-Iteration**  
Micro-op Fusion,  
ASIPs, CCA

# Loop Dependence Pattern Specialization




## Intra-Iteration

Micro-op Fusion,  
ASIPs, CCA

## Inter-Iteration

Vector, GPU,  
HELIX-RC

# Loop Dependence Pattern Specialization



## Intra-Iteration

Micro-op Fusion,  
ASIPs, CCA


## Inter-Iteration

Vector, GPU,  
HELIX-RC

## Both

DySER, Qs-Cores,  
BERET

# Loop Dependence Pattern Specialization



## Intra-Iteration

Micro-op Fusion,  
ASIPs, CCA

## Inter-Iteration

Vector, GPU,  
HELIX-RC

## Both

DySER, Qs-Cores,  
BERET

**Key Challenge:** Creating HW/SW abstractions that are flexible and enable performance-portable execution

# Explicit Loop Specialization (XLOOPS)

**Key Idea 1:** Expose fine-grained parallelism by elegantly encoding inter-iteration loop dependence patterns in the ISA

# Explicit Loop Specialization (XLOOPS)


**Key Idea 1:** Expose fine-grained parallelism by elegantly encoding inter-iteration loop dependence patterns in the ISA

**Key Idea 2:** Single-ISA heterogeneous architecture with a new execution paradigm supporting traditional, specialized, and adaptive execution

# Explicit Loop Specialization (XLOOPS)

**Key Idea 1:** Expose fine-grained parallelism by elegantly encoding inter-iteration loop dependence patterns in the ISA

**Key Idea 2:** Single-ISA heterogeneous architecture with a new execution paradigm supporting traditional, specialized, and adaptive execution




► **Traditional Execution**

# Explicit Loop Specialization (XLOOPS)

**Key Idea 1:** Expose fine-grained parallelism by elegantly encoding inter-iteration loop dependence patterns in the ISA

**Key Idea 2:** Single-ISA heterogeneous architecture with a new execution paradigm supporting traditional, specialized, and adaptive execution




- ▶ **Traditional Execution**
- ▶ **Specialized Execution**

# Explicit Loop Specialization (XLOOPS)

**Key Idea 1:** Expose fine-grained parallelism by elegantly encoding inter-iteration loop dependence patterns in the ISA

**Key Idea 2:** Single-ISA heterogeneous architecture with a new execution paradigm supporting traditional, specialized, and adaptive execution



- ▶ **Traditional Execution**
- ▶ **Specialized Execution**
- ▶ **Adaptive Execution**


## 1. XLOOPs ISA

```
loop:  
    lw      r2, 0(rA)  
    lw      r3, 0(rB)  
    ...  
    ...  
    addiu.xi rA, 4  
    addiu.xi rB, 4  
    addiu   r1, r1, 1  
    xloop.uc r1, rN, loop
```


## 2. XLOOPs Compiler

```
#pragma xloops ordered  
for(i = 0; i < N i++)  
    A[i] = A[i] * A[i-K];  
  
#pragma xloops atomic  
for(i = 0; i < N; i++)  
    B[ A[i] ]++;  
    D[ C[i] ]++;
```

## 3. XLOOPs Microarchitecture



## 4. Evaluation



## 1. XLOOPSS ISA

```

loop:
    lw      r2, 0(rA)
    lw      r3, 0(rB)
    ...
    ...
    addiu.xi rA, 4
    addiu.xi rB, 4
    addiu   r1, r1, 1
    xloop.uc r1, rN, loop
  
```


## 2. XLOOPSS Compiler

```


#pragma xloops ordered
for(i = 0; i < N i++)
  A[i] = A[i] * A[i-K];

#pragma xloops atomic
for(i = 0; i < N; i++)
  B[ A[i] ]++;
  D[ C[i] ]++;
  
```

## 3. XLOOPSS Microarchitecture




## 4. Evaluation




# XLOOPIS Instruction Set Extensions

## XLOOP Instruction



# XLOOPS Instruction Set Extensions

## XLOOP Instruction




xloop.uc.fb      r2, r3, 0x8000

Unordered Concurrent      Fixed Bound

# XLOOPS Instruction Set Extensions

## XLOOP Instruction



$xloop.uc.fb$     r2, r3, 0x8000  
  
 Unordered Concurrent    Fixed Bound

## Cross-Iteration Instructions

$addiu.xi$     rX, imm  
 $addu.xi$     rX, rT

Variables that can be computed as linear functions of the induction variable

# XLOOPSS ISA: Unordered Concurrent

## Element-wise Vector Multiplication

```
for ( i=0; i<N; i++ )  
    C[i] = A[i] * B[i]
```

### RISC ISA

loop:

```
lw      r2, 0(rA)  
lw      r3, 0(rB)  
mul   r4, r2, r3  
sw      r4, 0(rC)  
addiu rA, rA, 4  
addiu rB, rB, 4  
addiu rC, rC, 4  
addiu r1, r1, 1  
bne   r1, rN, loop
```

# XLOOPIS: Unordered Concurrent


## Element-wise Vector Multiplication

```
for ( i=0; i<N; i++ )  
    C[i] = A[i] * B[i]
```

## RISC ISA

loop:

```
lw      r2, 0(rA)  
lw      r3, 0(rB)  
mul   r4, r2, r3  
sw      r4, 0(rC)  
addiu rA, rA, 4  
addiu rB, rB, 4  
addiu rC, rC, 4  
addiu r1, r1, 1  
bne   r1, rN, loop
```



# XLOOPSS ISA: Unordered Concurrent

## Element-wise Vector Multiplication


```
for ( i=0; i<N; i++ )
    C[i] = A[i] * B[i]
```

### RISC ISA

loop:

```

lw      r2, 0(rA)
lw      r3, 0(rB)
mul   r4, r2, r3
sw      r4, 0(rC)
addiu rA, rA, 4
addiu rB, rB, 4
addiu rC, rC, 4
addiu r1, r1, 1
bne   r1, rN, loop
```



### XLOOPSS ISA

loop:

```

lw      r2, 0(rA)
lw      r3, 0(rB)
mul   r4, r2, r3
sw      r4, 0(rC)
addiu rA, rA, 4
addiu rB, rB, 4
addiu rC, rC, 4
addiu r1, r1, 1
xloop.uc r1, rN, loop
```



# XLOOPIS A: Unordered Concurrent

## Element-wise Vector Multiplication


```
for ( i=0; i<N; i++ )
    C[i] = A[i] * B[i]
```

### RISC ISA

loop:

```

lw      r2, 0(rA)
lw      r3, 0(rB)
mul   r4, r2, r3
sw      r4, 0(rC)
addiu rA, rA, 4
addiu rB, rB, 4
addiu rC, rC, 4
addiu r1, r1, 1
bne   r1, rN, loop
```



### XLOOPIS A

loop:

```


lw      r2, 0(rA)
lw      r3, 0(rB)
mul   r4, r2, r3
sw      r4, 0(rC)
addiu.xi rA, 4
addiu.xi rB, 4
addiu.xi rC, 4
addiu r1, r1, 1
xloop.uc r1, rN, loop
```



# XLOOPs ISA: Unordered Concurrent

## Element-wise Vector Multiplication

```
for ( i=0; i<N; i++ )
    C[i] = A[i] * B[i]
```



```
loop:
    lw      r2, 0(rA)
    lw      r3, 0(rB)
    mul    r4, r2, r3
    sw      r4, 0(rC)
    addiu.xi rA, 4
    addiu.xi rB, 4
    addiu.xi rC, 4
    addiu   r1, r1, 1
    xloop.uc r1, rN, loop
```

- ▶ Instructions in loop cannot write live-in registers
- ▶ Live-out values are stored in memory
- ▶ Data-races are possible

# XLOOPSS ISA: Unordered Atomic


## Histogram Updates

```
for ( i=0; i<N; i++ )
    B[A[i]]++; D[C[i]]++;

loop:
```

```

        lw      r6, 0(rA)
        lw      r7, 0(rB)
        addiu   r7, r7, 1
        sw      r7, 0(r6)
        addiu.xi rA, 4
        ...
        addiu   r1, r1, 1
        xloop.ua r1, rN, loop
    
```




- ▶ Iterations execute atomically
- ▶ No race conditions
- ▶ Results can be non-deterministic
- ▶ Inspired by Transactional Memory

# XLOOPIS ISA: Ordered-Through-Registers

## Parallel-Prefix Summation

```
for ( i=0; i<N; i++ )
    X += A[i]; B[i] = X
```

```
loop:
    lw      r2, 0(rA)
    addu   rx, r2, rx
    sw      rx, 0(rB)
    addiu.xi rA, 4
    addiu.xi rB, 4
    addiu   r1, r1, 1
    xloop.or r1, rN, loop
```




- ▶ rx - Cross Iteration Register
- ▶ CIRs are guaranteed to have the same value as a serial execution
- ▶ Inspired by Multiscalar

# XLOOPIS ISA: Ordered-Through-Memory

```
for ( i=0; i<N; i++ )
    A[i] = A[i] * A[i-k];
```


```
# r1 = rK
# r3 = rA + 4*rK
loop:
    lw      r4, 0(r3)
    lw      r5, 0(rA)
    mul    r6, r4, r5
    sw      r6, 0(r3)
    addiu.xi r3, 4
    addiu.xi rA, 4
    addiu   r1, r1, 1
    xloop.om r1, rN, loop
```



- ▶ Updates to memory defined by serial iteration order
- ▶ No race conditions
- ▶ Inspired by Multiscalar, TLS


# XLOOPS ISA: Dynamic Bound

- ▶ Recursive traversal



# XLOOPS ISA: Dynamic Bound



- ▶ Recursive traversal
- ▶ Parallelize across frontier using `xloop.uc`



# XLOOPIS ISA: Dynamic Bound

- ▶ Parallelize using `xloop.uc.db`

```
for ( i=0; i<N; i++ )  
...  
if ( cond ) N++;
```



## 1. XLOOPS ISA

```

loop:
    lw      r2, 0(rA)
    lw      r3, 0(rB)
    ...
    ...
    addiu.xi rA, 4
    addiu.xi rB, 4
    addiu   r1, r1, 1
    xloop.uc r1, rN, loop

```

## 2. XLOOPS Compiler


```

#pragma xloops ordered
for(i = 0; i < N i++)
    A[i] = A[i] * A[i-K];


#pragma xloops atomic
for(i = 0; i < N; i++)
    B[ A[i] ]++;
    D[ C[i] ]++;

```

## 3. XLOOPS Microarchitecture



## 4. Evaluation





# XLOOPS Compiler

---

## Kernel implementing Floyd-Warshall shortest path algorithm


```
for ( int k = 0; k < n; k++ )
#pragma xoops ordered
for ( int i = 0; i < n; i++ )
#pragma xoops unordered
for ( int j = 0; j < n; j++ )
    path[i][j] = min( path[i][j], path[i][k] + path[k][j] );
```






## ► Programmer annotations


- ▷ unordered: no data-dependences
- ▷ ordered: preserve data-dependences
- ▷ atomic: atomic memory updates



- ▶ Programmer annotations
  - ▷ unordered: no data-dependences
  - ▷ ordered: preserve data-dependences
  - ▷ atomic: atomic memory updates
- ▶ Loop strength reduction pass encodes MIVs as  $xi$  instructions



- ▶ Programmer annotations
  - ▷ unordered: no data-dependences
  - ▷ ordered: preserve data-dependences
  - ▷ atomic: atomic memory updates
- ▶ Loop strength reduction pass encodes MIVs as  $xi$  instructions
- ▶ XLOOPS data-dependence analysis pass
  - ▷ Register-dependence: analysing use-definition chains through PHI nodes
  - ▷ Memory-dependence: well known dependence analysis techniques



- ▶ Programmer annotations
  - ▷ unordered: no data-dependences
  - ▷ ordered: preserve data-dependences
  - ▷ atomic: atomic memory updates
- ▶ Loop strength reduction pass encodes MIVs as  $xi$  instructions
- ▶ XLOOPS data-dependence analysis pass
  - ▷ Register-dependence: analysing use-definition chains through PHI nodes
  - ▷ Memory-dependence: well known dependence analysis techniques
- ▶ Detect updates to the loop bound to encode dynamic-bound control-dependence pattern

## 1. XLOOPS ISA

```

loop:
    lw      r2, 0(rA)
    lw      r3, 0(rB)
    ...
    ...
    addiu.xi rA, 4
    addiu.xi rB, 4
    addiu   r1, r1, 1
    xloop.uc r1, rN, loop

```

## 2. XLOOPS Compiler


```

#pragma xloops ordered
for(i = 0; i < N i++)
    A[i] = A[i] * A[i-K];


#pragma xloops atomic
for(i = 0; i < N; i++)
    B[ A[i] ]++;
    D[ C[i] ]++;

```


## 3. XLOOPS Microarchitecture



## 4. Evaluation




# Traditional Execution



**Minimal changes to a general-purpose processor (GPP)**

- ▶ xloop → bne
- ▶ addiu.xi → addiu
- ▶ addu.xi → addu

# Traditional Execution




**Minimal changes to a general-purpose processor (GPP)**

- ▶ xloop → bne
- ▶ addiu.xi → addiu
- ▶ addu.xi → addu


**Efficient traditional execution**

- ▶ Enables gradual adoption
- ▶ Enables adaptive execution to migrate an xloop instruction

# Specialized Execution – xloop.uc




# Specialized Execution – xloop.uc



## Loop Pattern Specialization Unit

- ▶ Lane Management Unit (LMU)
- ▶ Four decoupled in-order lanes
- ▶ Lanes contain instruction buffers and index queues
- ▶ Lanes and the GPP arbitrate for data-memory port and long-latency functional unit

# Specialized Execution – xloop.uc




## Loop Pattern Specialization Unit

- ▶ Lane Management Unit (LMU)
- ▶ Four decoupled in-order lanes
- ▶ Lanes contain instruction buffers and index queues
- ▶ Lanes and the GPP arbitrate for data-memory port and long-latency functional unit

## Specialized execution

- ▶ Scan phase

# Specialized Execution – xloop.uc




## Loop Pattern Specialization Unit

- ▶ Lane Management Unit (LMU)
- ▶ Four decoupled in-order lanes
- ▶ Lanes contain instruction buffers and index queues
- ▶ Lanes and the GPP arbitrate for data-memory port and long-latency functional unit

## Specialized execution

- ▶ Scan phase

# Specialized Execution – xloop.uc




## Loop Pattern Specialization Unit

- ▶ Lane Management Unit (LMU)
- ▶ Four decoupled in-order lanes
- ▶ Lanes contain instruction buffers and index queues
- ▶ Lanes and the GPP arbitrate for data-memory port and long-latency functional unit

## Specialized execution


- ▶ Scan phase
- ▶ Specialized execution phase

```
loop:  
  lw      r2, 0(rA)  
  lw      r3, 0(rB)  
  mul    r4, r2, r3  
  sw      r4, 0(rC)  
  addiu.xi rA, 4  
  addiu.xi rB, 4  
  addiu.xi rC, 4  
  addiu   r1, r1, 1  
  xloop.uc r1, rN, loop
```



```


loop:
lw      r2, 0(rA)
lw      r3, 0(rB)
mul   r4, r2, r3
sw      r4, 0(rC)
addiu.xi rA, 4
addiu.xi rB, 4
addiu.xi rC, 4
addiu    r1, r1, 1
xloop.uc r1, rN, loop
  
```



```


loop:
  lw      r2, 0(rA)
  lw      r3, 0(rB)
  mul   r4, r2, r3
  sw      r4, 0(rC)
  addiu.xi rA, 4
  addiu.xi rB, 4
  addiu.xi rC, 4
  addiu    r1, r1, 1
  xloop.uc r1, rN, loop

```



```


loop:
lw      r2, 0(rA)
lw      r3, 0(rB)
mul   r4, r2, r3
sw      r4, 0(rC)
addiu.xi rA, 4
addiu.xi rB, 4
addiu.xi rC, 4
addiu    r1, r1, 1
xloop.uc r1, rN, loop
  
```



```


loop:
lw      r2, 0(rA)
lw      r3, 0(rB)
mul   r4, r2, r3
sw      r4, 0(rC)
addiu.xi rA, 4
addiu.xi rB, 4
addiu.xi rC, 4
addiu    r1, r1, 1
xloop.uc r1, rN, loop

```




```


loop:
lw      r2, 0(rA)
lw      r3, 0(rB)
mul   r4, r2, r3
sw      r4, 0(rC)
addiu.xi rA, 4
addiu.xi rB, 4
addiu.xi rC, 4
addiu    r1, r1, 1
xloop.uc r1, rN, loop
  
```



# Specialized Execution – xloop.or




# Specialized Execution – xloop.or




- ▶ **Cross-iteration buffers (CIBs)** forward register-dependences
- ▶ More details in the paper!

# Specialized Execution – xloop.om



# Specialized Execution – xloop.om




- ▶ **LSQ to support hardware memory disambiguation**
- ▶ **LMU control logic**
  - ▷ Track non-speculative vs. speculative lanes
  - ▷ Promote lanes to be non-speculative
- ▶ **Lane control logic**
  - ▷ Handle structural hazards
  - ▷ Handle dependence violations

```

loop:
lw      r4, 0(r3)
lw      r5, 0(rA)
...
...
sw      r6, 0(r7)
addiu  r1, r1, 1
xloop.om r1, rN, loop


```



```

loop:
  lw      r4, 0(r3)
  lw      r5, 0(rA)
  ...
  ...
  sw      r6, 0(r7)
  addiu  r1, r1, 1
  xloop.om r1, rN, loop


```



```

loop:
  lw      r4, 0(r3)
  lw      r5, 0(rA)
  ...
  ...
  sw      r6, 0(r7)
  addiu  r1, r1, 1
  xloop.om r1, rN, loop


```



```

loop:
  lw      r4, 0(r3)
  lw      r5, 0(rA)
  ...
  ...
  sw      r6, 0(r7)
  addiu  r1, r1, 1
  xloop.om r1, rN, loop


```



```

loop:
  lw      r4, 0(r3)
  lw      r5, 0(rA)
  ...
  ...
  sw      r6, 0(r7)
  addiu  r1, r1, 1
  xloop.om r1, rN, loop

```




```

loop:
  lw      r4, 0(r3)
  lw      r5, 0(rA)
  ...
  ...
  sw      r6, 0(r7)
  addiu  r1, r1, 1
  xloop.om r1, rN, loop


```

Useful work

Buffered Stores




# Supporting other patterns





- ▶ **xloop.ua** – Using **xloop.om** mechanisms
- ▶ **xloop.orm** – Combine **xloop.or** and **xloop.om** mechanisms
- ▶ **xloop.\*.db**
  - ▷ Lanes communicate updates to loop bound
  - ▷ LMU tracks maximum bound and generates additional work

# Adaptive Execution





- ▶ Significant intra-iteration and limited inter-iteration parallelism
- ▶ Specialized execution not beneficial using simple in-order lanes


# Adaptive Execution



- ▶ Significant intra-iteration and limited inter-iteration parallelism
- ▶ Specialized execution not beneficial using simple in-order lanes
- ▶ **Adaptively migrate** to complex OoO cores







## 1. XLOOPS ISA


```
loop:
    lw      r2, 0(rA)
    lw      r3, 0(rB)
    ...
    ...
    addiu.xi rA, 4
    addiu.xi rB, 4
    addiu   r1, r1, 1
    xloop.uc r1, rN, loop
```

## 2. XLOOPS Compiler


```
#pragma xloops ordered
for(i = 0; i < N i++)
    A[i] = A[i] * A[i-K];

#pragma xloops atomic
for(i = 0; i < N; i++)
    B[ A[i] ]++;
    D[ C[i] ]++;
```

## 3. XLOOPS Microarchitecture



## 4. Evaluation



# Application Kernels

## xloop.uc

- Color space conversion
- Dense matrix-multiply
- String search algorithm
- Symmetric matrix-multiply
- Viterbi decoding algorithm

## Floyd-Warshall shortest path

## xloop.om

- Dynamic-programming
- K-Nearest neighbors
- Knapsack kernel

## Floyd-Warshall shortest path

## xloop.uc.db

- Breadth-first search
- Quick-sort algorithm

## xloop.or

- ADPCM decoder
- Covariance computation
- Floyd-Steinberg dithering
- K-Means clustering
- SHA-1 encryption kernel
- Symmetric matrix-multiply

## xloop.orm, xloop.ua


- Greedy maximal-matching
- 2D Stencil computation
- Binary tree construction
- Heap-sort computation
- Huffman entropy coding
- Radix sort algorithm

25 Kernels from MiBench,  
PolyBench, PBBS, and  
Custom

# Cycle-Level Methodology



- ▶ LLVM-3.1 based compiler framework
- ▶ gem5 – in-order and out-of-order processors
- ▶ PyMTL – LPSU models
- ▶ McPAT-1.0 – 45nm energy models




PyMTL

# Energy-Efficiency vs. Performance Results

In-order+LPSU vs.  
In-order Core

2000 Contexts / PCU


2004 Contexts / PCU




- ▶ Competitive energy efficiency
- ▶ Higher dynamic power
- ▶ Always higher performance

# Energy-Efficiency vs. Performance Results

In-order+LPSU vs.  
In-order Core



OOO 2-way+LPSU  
vs.  
OOO 2-Way




OOO 4-way+LPSU


- ▶ Always more energy efficient
- ▶ Mixed dynamic power
- ▶ Competitive or higher performance (uc/or/om/ua/db)

# Energy-Efficiency vs. Performance Results


In-order+LPSU vs.  
In-order Core



OOO 2-way+LPSU  
vs.  
OOO 2-Way




OOO 4-way+LPSU  
vs.  
OOO 4-Way




- ▶ Always more energy efficient
- ▶ Always lower dynamic power
- ▶ Mixed performance ( $\mu$ c/ $\mu$ m/ $\mu$ a/ $\mu$ b)

# Energy-Efficiency vs. Performance Results


In-order+LPSU vs.  
In-order Core



OOO 2-way+LPSU  
vs.  
OOO 2-Way




OOO 4-way+LPSU  
vs.  
OOO 4-Way




- ▶ Trade energy efficiency for performance for slower kernels
- ▶ Profiling and migration cause minimal performance degradation

# Energy-Efficiency vs. Performance Results


In-order+LPSU vs.  
In-order Core




OOO 2-way+LPSU  
vs.  
OOO 2-Way



OOO 4-way+LPSU  
vs.  
OOO 4-Way



More results in the paper!



# VLSI Implementation

- ▶ TSMC 40 nm standard-cell-based implementation
- ▶ RISC scalar processor with 4-lane LPSU
- ▶ Supports `xloop.uc`
- ▶ ≈40% extra area compared to simple RISC processor

```

loop:
    lw      r2, 0(rA)
    lw      r3, 0(rB)
    ...
    ...
    addiu.xi rA, 4
    addiu.xi rB, 4
    addiu   r1, r1, 1
    xloop.uc r1, rN, loop

```

```

#pragma xloops ordered
for(i = 0; i < N i++)
    A[i] = A[i] * A[i-K];


#pragma xloops atomic
for(i = 0; i < N; i++)
    B[ A[i] ]++;
    D[ C[i] ]++;

```

## Take-Away Points

---

- ▶ Elegant new abstraction that enables performance-portable execution of loops
- ▶ A single-ISA heterogeneous architecture with a new execution paradigm
  - ▷ Traditional Execution
  - ▷ Specialized Execution
  - ▷ Adaptive Execution



This work was supported in part by the National Science Foundation (NSF), the Defense Advanced Research Projects Agency (DARPA), and donations from Intel Corporation, Synopsys, Inc., and Xilinx, Inc.