


# **Architectural Specialization for Inter-Iteration Loop Dependence Patterns**

Christopher Batten

Computer Systems Laboratory  
School of Electrical and Computer Engineering  
Cornell University

Spring 2016


# Motivating Trends in Computer Architecture



Data collected by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, C. Batten


## Hardware Specialization

- Data-Parallelism via GPGPUs and Vector
- Fine-Grain Task-Level Parallelism
- Instruction Set Specialization
- Subgraph Specialization
- Application-Specific Accelerators
- Domain-Specific Accelerators
- Coarse-Grain Reconfig Arrays
- Field-Programmable Gate Arrays




# Vertically Integrated Research Methodology

Our research involves reconsidering all aspects of the computing stack including applications, programming frameworks, compiler optimizations, runtime systems, instruction set design, microarchitecture design, VLSI implementation, and hardware design methodologies



# Projects Within the Batten Research Group




# XLOOPS: Architectural Specialization for Inter-Iteration Loop Dependence Patterns

Shreesha Srinath, Berkin Ilbeyi, Mingxing Tan, Gai Liu,  
Zhiru Zhang, and Christopher Batten

47th ACM/IEEE Int'l Symp. on Microarchitecture (MICRO)  
Cambridge, UK, Dec. 2014

# Loop Dependence Pattern Specialization



## Intra-Iteration

Micro-op Fusion,  
ASIPs, CCA, BERET

## Inter-Iteration

Vector, GPU,  
HELIX-RC

## Both


DySER, C-Cores,  
Qs-Cores

**Key Challenge:** Creating HW/SW abstractions that are flexible  
and enable performance-portable execution

# Explicit Loop Specialization (XLOOPS)

**Key Idea 1:** Expose fine-grained parallelism by elegantly encoding inter-iteration loop dependence patterns in the ISA

**Key Idea 2:** Single-ISA heterogeneous architecture with a new execution paradigm supporting traditional, specialized, and adaptive execution



- ▶ **Traditional Execution**
- ▶ **Specialized Execution**
- ▶ **Adaptive Execution**

## 1. XLOOPS Instruction Set

loop:

```

lw          r2, 0(rA)
lw          r3, 0(rB)
...
addiu.xi  rA, 4
addiu.xi  rB, 4
addiu    r1, r1, 1
xloop.uc  r1, rN, loop

```

## 2. XLOOPS Compiler


```

#pragma xloops ordered
for(i = 0; i < N i++)
  A[i] = A[i] * A[i-K];


#pragma xloops atomic
for(i = 0; i < N; i++)
  B[ A[i] ]++;
  D[ C[i] ]++;

```

## 3. XLOOPS Microarchitecture



## 4. Evaluation



## 1. XLOOPS Instruction Set

loop:

lw r2, 0(rA)

lw r3, 0(rB)

...

**addiu.xi** rA, 4

**addiu.xi** rB, 4

addiu r1, r1, 1


**xloop.uc** r1, rN, loop

## 2. XLOOPS Compiler


```
#pragma xloops ordered
for(i = 0; i < N i++)
    A[i] = A[i] * A[i-K];
```

```
#pragma xloops atomic
for(i = 0; i < N; i++)
    B[ A[i] ]++;
    D[ C[i] ]++;
```

## 3. XLOOPS Microarchitecture



## 4. Evaluation



# XLOOPS Instruction Set Extensions

## XLOOP Instruction

**xloop.{d}.{c}    rI,    rN,    L**

↓              ↓              ↓              ↓              ↓  
Data          Control          Induction          Loop          Loop  
Dependence   Dependence   Variable   Bound   Label

**xloop.uc.fb    r2, r3, 0x8000**

↓              ↓  
Unordered Concurrent      Fixed Bound

## Cross-Iteration Instructions

**addiu.xi    rx, imm**  
**addu.xi    rx, rt**


Variables that can be computed as linear functions of the induction variable

# XLOOPS Instruction Set: Unordered Concurrent

## Element-wise Vector Multiplication

```
for ( i=0; i<N; i++ )
    C[i] = A[i] * B[i]
```

```
loop:
    lw      r2, 0(rA)
    lw      r3, 0(rB)
    mul   r4, r2, r3
    sw      r4, 0(rC)
    addiu.xi rA, 4
    addiu.xi rB, 4
    addiu.xi rC, 4
    addiu   r1, r1, 1
    xloop.uc r1, rN, loop
```




- ▶ Instructions in loop cannot write live-in registers
- ▶ Live-out values must be stored to memory
- ▶ Data-races are possible

# XLOOPS Instruction Set: Unordered Atomic

## Histogram Updates

```
for ( i=0; i<N; i++ )
    B[A[i]]++; D[C[i]]++;
```

```
loop:
    lw      r6, 0(rA)
    lw      r7, 0(r6)
    addiu   r7, r7, 1
    sw      r7, 0(r6)
    addiu.xi rA, 4
    ...
    addiu   r1, r1, 1
    xloop.ua r1, rN, loop
```




- ▶ Iterations execute atomically
- ▶ No race conditions
- ▶ Results can be non-deterministic
- ▶ Inspired by Transactional Memory

# XLOOPS Instruction Set: Ordered-Through-Registers

## Parallel-Prefix Summation

```
for ( i=0; i<N; i++ )
    X += A[i]; B[i] = X
```

```
loop:
    lw      r2, 0(rA)
    addu   rX, r2, rX
    sw      rX, 0(rB)
    addiu.xi rA, 4
    addiu.xi rB, 4
    addiu   r1, r1, 1
    xloop.or r1, rN, loop
```



- ▶ **rX** - Cross Iteration Register
- ▶ CIRs are guaranteed to have the same value as a serial execution
- ▶ Inspired by Multiscalar


# XLOOPS Instruction Set: Ordered-Through-Memory

```

for ( i=k; i<N; i++ )
    A[i] = A[i] * A[i-k];

# r1 = rK
# r3 = rA + 4*rK

loop:
    lw      r4, 0(r3)
    lw      r5, 0(rA)
    mul   r6, r4, r5
    sw      r6, 0(r3)
    addiu.xi r3, 4
    addiu.xi rA, 4
    addiu   r1, r1, 1
    xloop.om r1, rN, loop
  
```





- ▶ Updates to memory defined by serial iteration order
- ▶ No race conditions
- ▶ Inspired by Multiscalar, TLS

# XLOOPS Instruction Set: Dynamic Bound

- ▶ Parallelize using `xloop.uc.db`

```
for ( i=0; i<N; i++ )
...
if ( cond ) N++;
```



## 1. XLOOPS Instruction Set

loop:

```

lw          r2, 0(rA)
lw          r3, 0(rB)
...
addiu.xi  rA, 4
addiu.xi  rB, 4
addiu    r1, r1, 1
xloop.uc  r1, rN, loop

```

## 2. XLOOPS Compiler


```

#pragma xloops ordered
for(i = 0; i < N i++)
    A[i] = A[i] * A[i-K];


#pragma xloops atomic
for(i = 0; i < N; i++)
    B[ A[i] ]++;
    D[ C[i] ]++;

```

## 3. XLOOPS Microarchitecture



## 4. Evaluation




# XLOOPS Compiler

Kernel implementing Floyd-Warshall shortest path algorithm

```
for ( int k = 0; k < n; k++ )

#pragma xoops ordered
for ( int i = 0; i < n; i++ )

#pragma xoops unordered
for ( int j = 0; j < n; j++ )
    path[i][j] = min( path[i][j], path[i][k] + path[k][j] );
```



- ▶ Programmer annotations
  - ▷ unordered: no data-dependences
  - ▷ ordered: preserve data-dependences
  - ▷ atomic: atomic memory updates
- ▶ Loop strength reduction pass encodes MIVs as  $xi$  instructions
- ▶ XLOOPS data-dependence analysis pass
  - ▷ Register-dependence: analysing use-definition chains through PHI nodes
  - ▷ Memory-dependence: well known dependence analysis techniques
- ▶ Detect updates to the loop bound to encode dynamic-bound control-dependence pattern

## 1. XLOOPS Instruction Set

loop:

```

lw          r2, 0(rA)
lw          r3, 0(rB)
...
addiu.xi  rA, 4
addiu.xi  rB, 4
addiu    r1, r1, 1
xloop.uc  r1, rN, loop

```

## 2. XLOOPS Compiler


```

#pragma xloops ordered
for(i = 0; i < N i++)
  A[i] = A[i] * A[i-K];


#pragma xloops atomic
for(i = 0; i < N; i++)
  B[ A[i] ]++;
  D[ C[i] ]++;

```


## 3. XLOOPS Microarchitecture



## 4. Evaluation



# Traditional Execution




**Minimal changes to a general-purpose processor (GPP)**

- ▶ `xloop` → `bne`
- ▶ `addiu.xi` → `addiu`
- ▶ `addu.xi` → `addu`

**Efficient traditional execution**

- ▶ Enables gradual adoption
- ▶ Enables adaptive execution to migrate an `xloop` instruction

# Specialized Execution – xloop.uc



## Loop Pattern Specialization Unit

- ▶ Lane Management Unit (LMU)
- ▶ Four decoupled in-order lanes
- ▶ Lanes contain instruction buffers and index queues
- ▶ Lanes and the GPP arbitrate for data-memory port and long-latency functional unit


## Specialized execution

- ▶ Scan phase
- ▶ Specialized execution phase


```

loop:
  lw      r2, 0(rA)
  lw      r3, 0(rB)
  mul   r4, r2, r3
  sw      r4, 0(rC)
  addiu.xi rA, 4
  addiu.xi rB, 4
  addiu.xi rC, 4
  addiu    r1, r1, 1
  xloop.uc r1, rN, loop

```




# Specialized Execution – xloop.or



- ▶ **Cross-iteration buffers (CIBs)**  
forward register-dependences
- ▶ **LMU control logic**
  - ▷ Cross-iteration registers (CIRs)
  - ▷ Last update to a CIR
- ▶ **Lane control logic**
  - ▷ Stall if CIR is not available
  - ▷ If last update to CIR then write to the next CIB

# Specialized Execution – xloop.om




- ▶ **LSQ** to support hardware memory disambiguation
- ▶ **LMU control logic**
  - ▷ Track non-speculative vs. speculative lanes
  - ▷ Promote lanes to be non-speculative
- ▶ **Lane control logic**
  - ▷ Handle structural hazards
  - ▷ Handle dependence violations


```

loop:
  lw      r4, 0(r3)
  lw      r5, 0(rA)
  ...
  ...
  sw      r6, 0(r7)
  addiu   r1, r1, 1
  xloop.om r1, rN, loop

```




# Supporting other patterns





- ▶ xloop.ua – Using xloop.om mechanisms
- ▶ xloop.orm – Combine xloop.or and xloop.om mechanisms
- ▶ xloop.\*.db
  - ▷ Lanes communicate updates to loop bound
  - ▷ LMU tracks maximum bound and generates additional work

# Adaptive Execution



- ▶ Some kernels have higher performance on LPSU (e.g., significant inter-iteration parallelism)
- ▶ Some kernels have higher performance on GPP (e.g., limited inter-iteration parallelism, significant intra-iteration parallelism)
- ▶ **Approach #1:** Move to more complicated superscalar or out-of-order lanes to better exploit both inter- and intra-iteration parallelism
- ▶ **Approach #2:** Adaptively migrate between traditional and specialized execution to achieve best performance



- ▶ Migrating loop on iteration boundaries is very cheap and usually only requires sending the next iteration index
- ▶ An adaptive profiling table in GPP records profiling progress for small number of recently seen xloop instructions

# XLOOPS Inspiration from Prior Work

## ► Multiscalar

- ▷ XLOOPS includes support for more patterns (.uc, .ua, .db)
- ▷ XLOOPS focuses just on fine-grain loops
- ▷ XLOOPS combines a GPP with a LPSU
- ▷ XLOOPS uses a clean hardware/software interface
- ▷ XLOOPS enables traditional, specialized, and adaptive execution
- ▷ XLOOPS explores fine-grain LLFU and memory port sharing
- ▷ XLOOPS enables microarchitectures to implement a subset of patterns
- ▷ Multiscalar targets entire programs

## ► Thread-Level Speculation

- ▷ XLOOPS includes support for more patterns (.uc, .ua, .or, .db)
- ▷ XLOOPS exploits much finer-grain parallelism
- ▷ XLOOPS uses a more specialized fine-grain LPSU
- ▷ TLS can work across coarse-grain multicore

## 1. XLOOPS Instruction Set

loop:

```

lw          r2, 0(rA)
lw          r3, 0(rB)
...
addiu.xi  rA, 4
addiu.xi  rB, 4
addiu    r1, r1, 1
xloop.uc  r1, rN, loop

```

## 2. XLOOPS Compiler


```

#pragma xloops ordered
for(i = 0; i < N i++)
  A[i] = A[i] * A[i-K];


#pragma xloops atomic
for(i = 0; i < N; i++)
  B[ A[i] ]++;
  D[ C[i] ]++;

```

## 3. XLOOPS Microarchitecture



## 4. Evaluation



# Application Kernels

## xloop.uc

Color space conversion

Dense matrix-multiply

String search algorithm

Symmetric matrix-multiply

Viterbi decoding algorithm

## Floyd-Warshall shortest path

## xloop.om

Dynamic-programming

K-Nearest neighbors

Knapsack kernel

## Floyd-Warshall shortest path

## xloop.uc.db

Breadth-first search

Quick-sort algorithm

## xloop.or

ADPCM decoder

Covariance computation

Floyd-Steinberg dithering

K-Means clustering

SHA-1 encryption kernel

Symmetric matrix-multiply

## xloop.orm, xloop.ua

Greedy maximal-matching

2D Stencil computation

Binary tree construction

Heap-sort computation

Huffman entropy coding


Radix sort algorithm

25 Kernels: MiBench,  
PolyBench, PBBS, custom

# Cycle-Level Evaluation Methodology




- ▶ LLVM-3.1 based compiler framework
- ▶ gem5 – in-order and out-of-order processors
- ▶ PyMTL – LPSU models
- ▶ McPAT-1.0 – 45nm energy models




**PyMTL**

# Energy-Efficiency vs. Performance Results



- ▶ XLOOPS vs. Simple Core : Similar energy efficiency, higher power
- ▶ XLOOPS vs. OOO 2-way : Higher energy efficiency, mixed power
- ▶ XLOOPS vs. OOO 4-way : Higher energy efficiency, lower power
- ▶ Adaptive execution trades energy efficiency for performance
- ▶ Profiling and migration cause minimal performance degradation



# VLSI Implementation

- ▶ TSMC 40 nm standard-cell-based implementation
- ▶ RISC scalar processor with 4-lane LPSU
- ▶ Supports `xloop.uc`
- ▶ ≈40% extra area compared to simple RISC processor

```

loop:
    lw      r2, 0(rA)
    lw      r3, 0(rB)
    ...
    addiu.xi rA, 4
    addiu.xi rB, 4
    addiu   r1, r1, 1
    xloop.uc r1, rN, loop


```

```

#pragma xloops ordered
for(i = 0; i < N i++)
    A[i] = A[i] * A[i-K];

#pragma xloops atomic
for(i = 0; i < N; i++)
    B[ A[i] ]++;
    D[ C[i] ]++;


```



## XLOOPS Take-Away Points

---

- ▶ XLOOPS is an elegant new abstraction that enables performance-portable execution of loops
- ▶ XLOOPS enables a single-ISA heterogeneous architecture with a new execution paradigm
  - ▷ Traditional Execution
  - ▷ Specialized Execution
  - ▷ Adaptive Execution
- ▶ XLOOPS is able to achieve higher performance compared to simple in-order cores and improved energy efficiency compared to complex out-of-order cores



## PyMTL: A Unified Framework for Vertically Integrated Computer Architecture Research

Derek Lockhart, Gary Zibrat,  
Christopher Batten


47th ACM/IEEE Int'l Symp. on  
Microarchitecture (MICRO)  
Cambridge, UK, Dec. 2014

## Pydgin: Generating Fast Instruction Set Simulators from Simple Architecture Descriptions with Meta-Tracing JIT Compilers

Derek Lockhart, Berkin Ilbeyi,  
Christopher Batten

IEEE Int'l Symp. on Perf Analysis of  
Systems and Software (ISPASS)  
Philadelphia, PA, Mar. 2015

# Computer Architecture Research Methodologies



## Functional-Level Modeling

- Behavior

## Cycle-Level Modeling

- Behavior
- Cycle-Approximate
- Analytical Area, Energy, Timing

## Register-Transfer-Level Modeling

- Behavior
- Cycle-Accurate Timing
- Gate-Level Area, Energy, Timing

# Computer Architecture Research Methodologies

## Computer Architecture Research Methodology Gap

FL, CL, RTL modeling  
use very different  
languages, patterns,  
tools, and methodologies



### Functional-Level Modeling

- Algorithm/ISA Development
- MATLAB/Python, C++ ISA Sim

### Cycle-Level Modeling

- Design-Space Exploration
- C++ Simulation Framework
- SW-Focused Object-Oriented
- gem5, SESC, McPAT

### Register-Transfer-Level Modeling

- Prototyping & AET Validation
- Verilog, VHDL Languages
- HW-Focused Concurrent Structural
- EDA Toolflow


# Great Ideas From Prior Work

---

- **Concurrent-Structural Modeling**  
(Liberty, Cascade, SystemC)      Consistent interfaces across abstractions
- **Unified Modeling Languages**  
(SystemC)      Unified design environment for FL, CL, RTL
- **Hardware Generation Languages**  
(Chisel, Genesis2, BlueSpec, MyHDL)      Productive RTL design space exploration
- **HDL-Integrated Simulation Frameworks**  
(Cascade)      Productive RTL validation and cosimulation
- **Latency-Insensitive Interfaces**  
(Liberty, BlueSpec)      Component and test bench reuse


# What is PyMTL?

- A Python DSEL for concurrent-structural hardware modeling
- A Python API for analyzing models described in the PyMTL DSEL
- A Python tool for simulating PyMTL FL, CL, and RTL models
- A Python tool for translating PyMTL RTL models into Verilog
- A Python testing framework for model validation




# What Does PyMTL Enable?

- Incremental refinement from algorithm to accelerator implementation
- Automated testing and integration of PyMTL-generated Verilog




# What Does PyMTL Enable?

- Incremental refinement from algorithm to accelerator implementation
- Automated testing and integration of PyMTL-generated Verilog
- Multi-level co-simulation of FL, CL, and RTL models




# What Does PyMTL Enable?

- Incremental refinement from algorithm to accelerator implementation
- Automated testing and integration of PyMTL-generated Verilog
- Multi-level co-simulation of FL, CL, and RTL models
- Construction of highly-parameterized RTL chip generators





# What Does PyMTL Enable?

- Incremental refinement from algorithm to accelerator implementation
- Automated testing and integration of PyMTL-generated Verilog
- Multi-level co-simulation of FL, CL, and RTL models
- Construction of highly-parameterized RTL chip generators
- Embedding within C++ frameworks & integration of C++/Verilog models  
(Used to implement CL model for XLOOPS LPSU)




# The PyMTL Framework

## Specification



Model Instance





## Tools



## Output



EDA  
Toolflow




# The PyMTL Framework


Specification



Tools



Output








But isn't Python too slow?

EDA  
Workflow

User  
Tool

User  
Tool  
Output




# Performance/Productivity Gap



Python is growing in popularity in many domains of scientific and high-performance computing. **How do they close this gap?**

- ▶ Python-Wrapped C/C++ Libraries  
(NumPy, CVXOPT, NLPy, pythonoCC, gem5)
- ▶ Numerical Just-In-Time Compilers  
(Numba, Parakeet)
- ▶ Just-In-Time Compiled Interpreters  
(PyPy, Pyston)
- ▶ Selective Embedded Just-In-Time Specialization  
(SEJITS)

# PyMTL SimJIT-RTL Architecture




# PyMTL Results: 64-Node Mesh Network




RTL model of 64-node mesh network with single-cycle routers, elastic buffer flow control, uniform random traffic, with an injection rate just before saturation

# PyMTL ASIC Tapeout




Preliminary layout for RISC processor, 24KB SRAM, and HLS-generated accelerators

Target Tech: 2x2mm IBM 130nm



Xilinx ZC706 FPGA development board  
for FPGA prototyping

Custom designed FMC mezzanine card  
for ASIC test chips



## PyMTL: A Unified Framework for Vertically Integrated Computer Architecture Research

Derek Lockhart, Gary Zibrat,  
Christopher Batten

47th ACM/IEEE Int'l Symp. on  
Microarchitecture (MICRO)  
Cambridge, UK, Dec. 2014

## Pydgin: Generating Fast Instruction Set Simulators from Simple Architecture Descriptions with Meta-Tracing JIT Compilers

Derek Lockhart, Berkin Ilbeyi,  
Christopher Batten

IEEE Int'l Symp. on Perf Analysis of  
Systems and Software (ISPASS)  
Philadelphia, PA, Mar. 2015

# Computer Architecture Research Methodologies

While it is certainly possible to create stand-alone instruction set simulators in PyMTL, their performance is quite slow (~100 KIPS)

**Can we achieve high-performance while maintaining productivity for instruction set simulators?**



## Functional-Level Modeling

- Algorithm/ISA Development
- MATLAB/Python, C++ ISA Sim

## Cycle-Level Modeling


- Design-Space Exploration
- C++ Simulation Framework
- SW-Focused Object-Oriented
- gem5, SESC, McPAT

## Register-Transfer-Level Modeling

- Prototyping & AET Validation
- Verilog, VHDL Languages
- HW-Focused Concurrent Structural
- EDA Toolflow

Productivity

Performance



### [Simit-ARM2006]

- + Page-based JIT
- Ad-hoc ADL with custom parser
- Unmaintained

### [Wagstaff2013]



- + Region-based JIT
- + Industry-supported ADL (ArchC)
- C++-based ADL is verbose
- Not Public

[Simit-ARM2006] J.D'Errico and W.Qin. Constructing Portable Compiled Instruction-Set Simulators — An ADL-Driven Approach. DATE'06.

[Wagstaff2013] H. Wagstaff, M. Gould, B. Franke, and N.Topham. Early Partial Evaluation in a JIT-Compiled, Retargetable Instruction Set Simulator Generated from a High-Level Architecture Description. DAC'13.

Productivity

Performance



### Key Insight:


Similar productivity-performance challenges for building high-performance interpreters of dynamic languages.  
(e.g. JavaScript, Python)



Dynamic Language Interpreter in C with JIT Compiler

Productivity

Performance



**Meta-Tracing JIT:**  
makes JIT generation generic across languages

Productivity


Performance



Architectural  
Description  
Language

Instruction Set  
Interpreter in C  
with DBT

RPython  
Translation  
Toolchain



Productivity



Performance


Architectural  
Description  
Language




Instruction Set  
Interpreter in C  
with DBT

- Flexible, productive, pseudocode-like ADL syntax
- ADL embedded in a popular, general-purpose language
- Tracing-JIT generator applies across many different ISAs
- Leverages advancements from dynamic-language JIT research

# Pydgin Results: ARMv5 Instruction Set




Porting Pydgin to a new user-level ISA takes just a few weeks



## PyMTL/Pydgin Take-Away Points

---

- ▶ PyMTL is a productive Python framework for FL, CL, and RTL modeling and hardware design
- ▶ Pydgin is a framework for rapidly developing very fast instruction-set simulators from a Python-based architecture description language
- ▶ PyMTL and Pydgin leverage novel application of JIT compilation to help close the performance/productivity gap
- ▶ Alpha versions of PyMTL and Pydgin are available for researchers to experiment with at  
<https://github.com/cornell-brg/pymtl>  
<https://github.com/cornell-brg/pydgin>



Derek Lockhart, Ji Kim, Shreesha Srinath, Christopher Torng,  
Berkin Ilbeyi, Moyang Wang, and many M.S./B.S. students

Prof. Zhiru Zhang, Mingxing Tan, Gai Liu



**Equipment and Tool Donations**  
Intel, NVIDIA, Synopsys, Xilinx

# Batten Research Group


```

loop:
    lw      r2, 0(rA)
    lw      r3, 0(rB)
    ...
    addiu.xi rA, 4
    addiu.xi rB, 4
    addiu   r1, r1, 1
    xloop.uc r1, rN, loop
  
```



```

#pragma xloops ordered
for(i = 0; i < N i++)
  A[i] = A[i] * A[i-K];


#pragma xloops atomic
for(i = 0; i < N; i++)
  B[ A[i] ]++;
  D[ C[i] ]++;
  
```



Exploring cross-layer hardware specialization using a vertically integrated research methodology



# PyMTL



# Pydgin