

PyMTL3


A Python Framework for Open-Source Hardware Modeling, Generation, Simulation, and Verification

<https://pymtl.github.io>

Christopher Batten

Electrical and Computer Engineering
Cornell University

Multi-Level Modeling Methodologies



Functional-Level Modeling

- Behavior

Cycle-Level Modeling

- Behavior
- Cycle-Approximate
- Analytical Area, Energy, Timing

Register-Transfer-Level Modeling


- Behavior
- Cycle-Accurate Timing
- Gate-Level Area, Energy, Timing

Multi-Level Modeling Methodologies

Multi-Level Modeling Challenge
FL, CL, RTL modeling
use very different
languages, patterns,
tools, and methodologies

SystemC is a good example
of a unified multi-level
modeling framework

Is SystemC the best
we can do in terms of
productive
multi-level modeling?



Functional-Level Modeling

- Algorithm/ISA Development
- MATLAB/Python, C++ ISA Sim

Cycle-Level Modeling


- Design-Space Exploration
- C++ Simulation Framework
- SW-Focused Object-Oriented
- gem5, SESC, McPAT

Register-Transfer-Level Modeling


- Prototyping & AET Validation
- Verilog, VHDL Languages
- HW-Focused Concurrent Structural
- EDA Toolflow

Traditional RTL Design Methodologies


HDL Hardware Description Language



HPF Hardware Preprocessing Framework



HGF Hardware Generation Framework



Example: Genesis2

Example: Chisel


- ✓ Fast edit-sim-debug loop
- ✓ Single language for structural, behavioral, + TB
- ✗ Difficult to create highly parameterized generators

- ✗ Slower edit-sim-debug loop
- ✗ Multiple languages create "semantic gap"
- ✓ Easier to create highly parameterized generators


- ✗ Slower edit-sim-debug loop
- ✓ Single language for structural + behavioral
- ✓ Easier to create highly parameterized generators
- ✗ Cannot use power of host language for verification

Is Chisel the best we can do in terms of a **productive** RTL design methodology?

PyMTL



Python-based hardware generation,
simulation, and verification framework
which enables productive
multi-level modeling and RTL design



PyMTL3: A Python Framework for Open-Source Hardware Modeling, Generation, Simulation, and Verification

PyMTL3 Motivation

PyMTL3 Framework

→ [IEEE Micro'20]


PyMTL3 Demo


PyMTL3 JIT

→ [DAC'18]

PyMTL3 Testing


→ [IEEE D&T'21]





- ▶ **PyMTL2:** <https://github.com/cornell-brg/pymtl>
 - ▷ released in 2014
 - ▷ extensive experience using framework in research & teaching
- ▶ **PyMTL3:** <https://github.com/pymtl/pymtl3>
 - ▷ official release in May 2020
 - ▷ adoption of new Python3 features
 - ▷ significant rewrite to improve productivity & performance
 - ▷ cleaner syntax for FL, CL, and RTL modeling
 - ▷ completely new Verilog translation support
 - ▷ first-class support for method-based interfaces

The PyMTL3 Framework




PyMTL3 High-Level Modeling

```

1 class QueueFL( Component ):
2     def construct( s, maxsize ):
3         s.q = deque( maxlen=maxsize )
4
5     @non_blocking(
6         lambda s: len(s.q) < s.q maxlen )
7     def enq( s, value ):
8         s.q.appendleft( value )
9
10    @non_blocking(
11        lambda s: len(s.q) > 0 )
12    def deq( s ):
13        return s.q.pop()

```

- ▶ FL/CL components can use method-based interfaces
- ▶ Structural composition via connecting methods




```

14 class DoubleQueueFL( Component ):
15     def construct( s ):
16         s.enq = CalleeIfcCL()
17         s.deq = CalleeIfcCL()
18
19         s.q1 = QueueFL(2)
20         s.q2 = QueueFL(2)
21
22         connect( s.enq, s.q1.enq )
23         connect( s.q2.deq, s.deq )
24
25     @update
26     def upA():
27         if s.q1.deq.rdy() and s.q2.enq.rdy():
28             s.q2.enq( s.q1.deq() )

```


PyMTL3 Low-Level Modeling

```
1 from pymtl3 import *
2
3 class RegIncrRTL( Component ):
4
5   def construct( s, nbits ):
6     s.in_ = InPort ( nbits )
7     s.out = OutPort( nbits )
8     s.tmp = Wire    ( nbits )
9
10  @update_ff
11  def seq_logic():
12    s.tmp <= s.in_
13
14  @update
15  def comb_logic():
16    s.out @= s.tmp + 1
```




- ▶ Hardware modules are Python classes derived from `Component`
- ▶ `construct` method for constructing (elaborating) hardware
- ▶ ports and wires for signals
- ▶ update blocks for modeling combinational and sequential logic

SystemVerilog RTLIR/Translation Framework



- ▶ RTLIR simplifies RTL analysis passes and translation
- ▶ Translation framework simplifies implementing new translation passes

SystemVerilog Translation and Import



- ▶ Translation+import enables easily testing translated SystemVerilog
- ▶ Also acts like a JIT compiler for improved RTL simulation speed
- ▶ Can also import external SystemVerilog IP for co-simulation

Translating to *Readable SystemVerilog*

```
class StepUnit( Component ):
    def construct( s ):
        s.word_in = InPort( 16 )
        s.sum1_in = InPort( 32 )
        s.sum2_in = InPort( 32 )
        s.sum1_out = OutPort( 32 )
        s.sum2_out = OutPort( 32 )

    @update
    def up_step():
        temp1 = b32(s.word_in) + s.sum1_in
        s.sum1_out @= temp1 & b32(0xffff)

        temp2 = s.sum1_out + s.sum2_in
        s.sum2_out @= temp2 & b32(0xffff)
```

- ▶ Readable signal names
- ▶ Generates useful comments
- ▶ Simple type inference for temporary variables

```
module StepUnit
(
    input logic [0:0]      clk,
    input logic [0:0]      reset,
    input logic [31:0]     sum1_in,
    output logic [31:0]    sum1_out,
    input logic [31:0]     sum2_in,
    output logic [31:0]    sum2_out,
    input logic [15:0]     word_in
);
    // Temporary wire definitions
    logic [31:0]  __up_step$temp1;
    logic [31:0]  __up_step$temp2;

    // PYMTL SOURCE:
    // ...

    always_comb begin : up_step
        __up_step$temp1 = {{16{1'b0}},word_in} + sum1_in;
        sum1_out = __up_step$temp1 & 32'd65535;
        __up_step$temp2 = sum1_out + sum2_in;
        sum2_out = __up_step$temp2 & 32'd65535;
    end

endmodule
```

What is PyMTL3 for and not (currently) for?



▶ PyMTL3 is for ...

- ▷ Taking an accelerator design from concept to implementation
- ▷ Construction of highly-parameterizable CL models
- ▷ Construction of highly-parameterizable RTL design generators
- ▷ Rapid design, testing, and exploration of hardware mechanisms
- ▷ Interfacing models with other C++ or Verilog frameworks

▶ PyMTL3 is not (currently) for ...



- ▷ Python high-level synthesis
- ▷ Many-core simulations with hundreds of cores
- ▷ Full-system simulation with real OS support
- ▷ Users needing a complex OOO processor model “out of the box”

PyMTL2 ASIC Tapeout #1 (2016)




RISC processor, 16KB SRAM, HLS-generated accelerator
 2x2mm, 1.2M-trans, IBM 130nm
 95% done using PyMTL2

PyMTL2 ASIC Tapeout #2 (2018)



Four RISC-V RV32IMAF cores with “smart” sharing of L1\$/LLFU
1x1.2mm, 6.7M-trans, TSMC 28nm
95% done using PyMTL2

PyMTL3 CGRA for DARPA SDH




- ▶ Elastic latency-insensitive interfaces simplify compilation & MC integration
- ▶ 32-bit fpx/fp add, subtract, multiply, madd, accumulator
- ▶ copy0, copy1, sll, srl, and, or, xor, eq, ne, gt, geq, lt, leq
- ▶ phi and branch for control flow
- ▶ concurrent routing bypass paths


FFT Kernel

```
for ( int k = 0; k < G; ++k ) {
    t_r = Wr*r[2*j*G+G+k]
        - Wi*i[2*j*G+G+k];
    t_i = Wi*r[2*j*G+G+k]
        + Wr*i[2*j*G+G+k];
    r[2*j*G+G+k] = r[2*j*G+k]-t_r;
    r[2*j*G+k] += t_r;
    i[2*j*G+G+k] = i[2*j*G+k]-t_i;
    i[2*j*G+k] += t_i;
}
```


DAG Using LLVM




Schedule Using Custom LLVM Pass



TSMC 28nm Test Layout




Gate-Level Energy & Area Analysis




- LLVM compiler flow maps kernel to DAG and schedules on CGRA
- Energy and area evaluation using TSMC 28nm test layout
- 7.8x speedup on FFT vs. single RV32IM tile**
- ~5x energy efficiency improvement vs. single RV32IM tile**


PyMTL3 in Teaching and POSH



Undergraduate Comp Arch Course
Labs use PyMTL for verification,
PyMTL or Verilog for RTL design



DARPA POSH Open-Source Hardware Program
PyMTL used as a powerful open-source generator
for both design and verification



Graduate ASIC Design Course
Labs use PyMTL for verification,
PyMTL or Verilog for RTL design, standard ASIC flow

PyMTL3 Publications

- ▶ Shunning Jiang, et al., “Mamba: Closing the Performance Gap in Productive Hardware Development Frameworks.” *55th ACM/IEEE Design Automation Conf. (DAC)*, June 2018.
- ▶ Shunning Jiang, Peitian Pan, Yanghui Ou, et al., “PyMTL3: A Python Framework for Open-Source Hardware Modeling, Generation, Simulation, and Verification.” *IEEE Micro*, 40(4):58–66, Jul/Aug. 2020.
- ▶ Shunning Jiang*, Yanghui Ou*, Peitian Pan, et al., “PyH2: Using PyMTL3 to Create Productive and Open-Source Hardware Testing Methodologies.” *IEEE Design & Test*, 38(2):53–61, Apr. 2021.
- ▶ Shunning Jiang, Yanghui Ou, Peitian Pan, et al., “UMOC: Unified Modular Ordering Constraints to Unify Cycle- and Register-Transfer-Level Modeling.” *58th ACM/IEEE Design Automation Conf. (DAC)*, Dec. 2021.

Theme Article: Agile and Open-Source Hardware

PyMTL3: A Python Framework for Open-Source Hardware Modeling, Generation, Simulation, and Verification

Shunning Jiang, Peitian Pan, Yanghui Ou,
and Christopher Batten
Cornell University

Abstract—In this article, we present PyMTL3, a Python framework for open-source hardware modeling, generation, simulation, and verification. In addition to compelling benefits from using the Python language, PyMTL3 is designed to provide flexible, modular, and extensible workflows for both hardware designers and computer architects. PyMTL3 supports a seamless multilevel modeling environment and carefully designed modular software architecture using a sophisticated in-memory intermediate representation and a collection of passes that analyze, instrument, and transform PyMTL3 hardware models. We believe PyMTL3 can play an important role in jump-starting the open-source hardware ecosystem.

■ **DUE TO THE** breakdown of transistor scaling and the slowdown of Moore’s law, there has been an increasing trend toward energy-efficient

Digital Object Identifier 10.1109/MM.2020.2997638
Date of publication 25 May 2020; date of current version
30 June 2020.

system-on-chip (SoC) design using heterogeneous architectures with a mix of general-purpose and specialized computing engines. Heterogeneous SoCs emphasize both flexible parameterization of a single design block and versatile composition of numerous different design blocks, which have imposed significant challenges to state-of-the-art hardware modeling and

PyMTL3: A Python Framework for Open-Source Hardware Modeling, Generation, Simulation, and Verification

PyMTL3 Motivation

PyMTL3 Framework

→ [IEEE Micro'20]


PyMTL3 Demo

PyMTL3 JIT

→ [DAC'18]

PyMTL3 Testing

→ [IEEE D&T'21]



```
% python3 -m venv pymtl3
% source pymtl3/bin/activate
% pip install pymtl3
% python

>>> from pymtl3 import *
>>> a = Bits8(6)
>>> a
>>> b = Bits8(3)
>>> b
>>> a | b
>>> a << 4
>>> c = (a << 4) | b
>>> c
>>> c[4:8]

>>> from pymtl3.examples.ex00_quickstart \
      import FullAdder
>>> import inspect
>>> print(inspect.getsource(FullAdder))

>>> fa = FullAdder()
>>> fa.apply(
      DefaultPassGroup(textwave=True) )
>>> fa.sim_reset()

>>> fa.a @= 0
>>> fa.b @= 1
>>> fa.cin @= 0
>>> fa.sim_tick()

>>> fa.a @= 1
>>> fa.b @= 0
>>> fa.cin @= 1
>>> fa.sim_tick()

>>> fa.print_textwave()
```

PyMTL3: A Python Framework for Open-Source Hardware Modeling, Generation, Simulation, and Verification

PyMTL3 Motivation

PyMTL3 Framework

→ [IEEE Micro'20]


PyMTL3 Demo

PyMTL3 JIT

→ [DAC'18]

PyMTL3 Testing


→ [IEEE D&T'21]



Evaluating HDLs, HGFs, and HGSFs


- ▶ Apple-to-apple comparison of simulator performance
- ▶ 64-bit radix-four integer iterative divider
- ▶ All implementations use same control/datapath split with the same level of detail
- ▶ Modeling and simulation frameworks:
 - ▷ Verilog: Commercial verilog simulator, Icarus, Verilator
 - ▷ HGF: Chisel
 - ▷ HGSFs: PyMTL, MyHDL, PyRTL, Migen

Productivity/Performance Gap




- ▶ Higher is better
- ▶ Log scale (gap is larger than it seems)
- ▶ Commercial Verilog simulator is $20\times$ faster than Icarus
- ▶ Verilator requires C++ testbench, only works with synthesizable code, takes significant time to compile, but is $200\times$ faster than Icarus

Productivity/Performance Gap




- ▶ Chisel (HGF) generates Verilog and uses Verilog simulator

Productivity/Performance Gap




- ▶ Using CPython interpreter, Python-based HGSFs are much slower than commercial Verilog simulators; even slower than Icarus!

Productivity/Performance Gap



- ▶ Using PyPy JIT compiler, Python-based HGSFs achieve $\approx 10 \times$ speedup, but still significantly slower than commercial Verilog simulator

Productivity/Performance Gap




- ▶ Hybrid C/C++ co-simulation improves performance but:
 - ▷ only works for a synthesizable subset
 - ▷ may require designer to simultaneously work with C/C++ and Python

PyMTL3 Performance

Technique	Divider	1-Core	16-core	32-core
Event-Driven	24K CPS	6.6K CPS	155 CPS	66 CPS
JIT-Aware HGSF				
+ Static Scheduling	13×	2.6×	1×	1.1×
+ Schedule Unrolling	16×	24×	0.4×	0.2×
+ Heuristic Toposort	18×	26×	0.5×	0.3×
+ Trace Breaking	19×	34×	2×	1.5×
+ Consolidation	27×	34×	47×	42×
HGSF-Aware JIT				
+ RPython Constructs	96×	48×	62×	61×
+ Huge Loop Support	96×	49×	65×	67×

- ▶ RISC-V RV32IM five-stage pipelined cores
- ▶ Only models cores, no interconnect nor caches

PyMTL3 Performance with Overheads



Simulating 1 RISC-V Core

Simulating 32 RISC-V Cores

$$\text{Average Cycle Per Second} = \frac{\text{Simulated cycle}}{\text{Compilation time} + \text{Startup Overhead} + \text{Simulation time}}$$

PyMTL3: A Python Framework for Open-Source Hardware Modeling, Generation, Simulation, and Verification

PyMTL3 Motivation

PyMTL3 Framework

→ [IEEE Micro'20]


PyMTL3 Demo

PyMTL3 JIT

→ [DAC'18]


PyMTL3 Testing

→ [IEEE D&T'21]



Testing RTL Design Generators is Challenging

Testing a specific ring network instance requires a number of different test cases



```
test_ring_1pkt_2x2_0_chnl
test_ring_2pkt_2x2_0_chnl
test_ring_2pkt_2x2_0_chnl
test_ring_self_2x2_0_chnl
test_ring_clockwise_2x2_0_chnl
test_ring_aclockwise_2x2_0_chnl
test_ring_neighbor_2x2_0_chnl
test_ring_tornado_2x2_0_chnl
test_ring_backpressure_2x2_0_chnl
...


```

```
pkt( src=0, dst=1, payload=0xdeadbeef )
pkt( src=0, dst=3, payload=0x00000003 )
pkt( src=1, dst=0, payload=0x00010000 )
pkt( src=1, dst=2, payload=0x00010002 )
pkt( src=2, dst=1, payload=0x00020001 )
pkt( src=2, dst=3, payload=0x00020003 )
pkt( src=3, dst=2, payload=0x00030002 )
pkt( src=3, dst=0, payload=0x00030000 )
pkt( src=0, dst=1, payload=0x00001000 )
pkt( src=1, dst=2, payload=0x10002000 )
pkt( src=2, dst=3, payload=0x20003000 )
pkt( src=3, dst=0, payload=0x30000000 )
pkt( src=0, dst=3, payload=0x00003000 )
pkt( src=1, dst=0, payload=0x10000000 )
pkt( src=2, dst=1, payload=0x20001000 )
pkt( src=3, dst=2, payload=0x30002000 )
...

```

Ideal testing technique:

1. Detect error quickly with **small number of test cases**
2. The failing test case has **minimal number of transactions**
3. The bug trace has **simplest transactions**
4. The failing test case has the **simplest design**



A design generator can have many parameters: topology, routing, flow control, channel latency

Software Testing Techniques

- ▶ Complete Random Testing (CRT)
 - ▷ Randomly generate input data
 - ▷ Detects error quickly
 - ▷ Debug complicated test case
- ▶ Iterative Deepened Testing (IDT)
 - ▷ Gradually increase input complexity
 - ▷ Finds bug with simple input
 - ▷ Takes many test cases to find bug
- ▶ Property-Based Testing (PBT)
 - ▷ Search strategies, auto shrinking
 - ▷ Detects error quickly
 - ▷ Produces minimal failing test case
 - ▷ Increasingly state-of-the-art in software testing


```
def gcd( a, b ):  
    while b > 0:  
        a, b = b, a % b  
    return a  
  
def test_crt():  
    for _ in range( 100 ):  
        a = random.randint( 1, 128 )  
        b = random.randint( 1, 128 )  
        assert gcd( a, b ) == math.gcd( a, b )  
  
def test_idt():  
    for a_max in range( 1, 128 ):  
        for b_max in range( 1, 128 ):  
            assert gcd( a, b ) == math.gcd( a, b )  
  
@hypothesis.given(  
    a = hypothesis.strategies.integers( 1, 128 ),  
    b = hypothesis.strategies.integers( 1, 128 ),  
)  
def test_pbt( a, b ):  
    assert gcd( a, b ) == math.gcd( a, b )
```

PyH2 Creatively Adopts PBT for SW to Test HW

- ▶ PyH2 combines **PyMTL3**, a unified hardware modeling framework, with **Hypothesis**, a PBT framework for Python software and creates a property-based testing framework for hardware
- ▶ PyH2 leverages PBT to explore not just the input values for an RTL design but to also **explore the parameter values** used to configure an RTL design generator


	CRT	IDT	PyH2
Small number of test cases to find bug	✓	X	✓
Small number transactions in bug trace	X	✓	✓
Simple transactions in bug trace	X	✓	✓
Simple design instance for bug trace	X	✓	✓

PyH2 Example: GCD Unit Generator



- ▶ GCD unit w/ or w/o input FIFO, parameterized by FIFO size, bitwidth of input
- ▶ **Complete Random Testing**
 - ▷ Randomly pick size of input FIFO and bitwidth of data, randomly generate a sequence of transactions
- ▶ **Iterative Deepened Testing**
 - ▷ Gradually increase size of input FIFO, bitwidth, and range of input value

Results of Applying PyH2 to GCD Unit Generator



▶ Four directed bugs

- ▷ q-rd-ptr: read pointer of input FIFO does not increment when a message is dequeued (need 2+ entry FIFO to observe bug)

- ▷ q-wr-ptr: write pointer of input FIFO does not wrap around when FIFO is full (need 2+ entry FIFO to observe bug)

- ▷ gcd-idle: not check valid signal in IDLE

- ▷ gcd-done: not check ready signal in DONE

- ▷ 200 trials each


▶ 100 randomly injected bugs

- ▷ Each random bug has two trials


- ▷ Randomly mutate expression in source code

Results of Applying PyH2 to GCD Unit Generator


Complete Random Testing (CRT)



Iterative Deepened Testing (IDT)



PyH2



Failing Test Case Shrinking Example

```

test case #0
-----
- nbits = 4
- qsize = 0
- ntrans = 1
- seq = [TestVector(a=1, b=1)]

test case #1
-----
- nbits = 31
- qsize = 0
- ntrans = 4
- seq = [TestVector(a=38, b=75), TestVector(a=33, b=72),
          TestVector(a=111, b=41), TestVector(a=9, b=113)]
-----

test case #2
-----
- nbits = 27
- qsize = 10
- ntrans = 3
- seq = [TestVector(a=83, b=100), TestVector(a=128, b=21),
          TestVector(a=38, b=66)]
-----

shrinking...
-----
- nbits = 24
- qsize = 14
- ntrans = 4
- seq = [TestVector(a=104, b=53), TestVector(a=113, b=99),
          TestVector(a=110, b=81), TestVector(a=114, b=86)]
-----

shrinking...
-----
- nbits = 8
- qsize = 4
- ntrans = 2
- seq = [TestVector(a=42, b=92), TestVector(a=67, b=6)]
-----

...

```

Original Failing Test Case

```

shrinking...
-----
- nbits = 4
- qsize = 2
- ntrans = 1
- seq = [TestVector(a=2, b=2)]

shrinking...
-----
- nbits = 4
- qsize = 2
- ntrans = 1
- seq = [TestVector(a=1, b=2)]

shrinking...
-----
- nbits = 4
- qsize = 1
- ntrans = 1
- seq = [TestVector(a=2, b=2)]

Falsifying example: _run_hypothesis(nbites=4, qsize=2, src_intv=0,
sink_intv=0, seq=data(...))
Draw 1: [TestVector(a=1, b=1), TestVector(a=2, b=2)]
-----

shrinking...
-----
- nbits = 4
- qsize = 2
- ntrans = 2
- seq = [TestVector(a=1, b=1), TestVector(a=2, b=2)]
-----

report
-----
- bug found with 3 test
- failing test case:
+ ntrans = 2
+ nbites = 4
+ qsize = 2
+ seq = [TestVector(a=1, b=1), TestVector(a=2, b=2)]
+ avg_value = 1.5

```

Minimized Failing Test Case

PyMTL3: A Python Framework for Open-Source Hardware Modeling, Generation, Simulation, and Verification

PyMTL3 Motivation

PyMTL3 Framework

→ [IEEE Micro'20]


PyMTL3 Demo

PyMTL3 JIT


→ [DAC'18]

PyMTL3 Testing

→ [IEEE D&T'21]



PyMTL3 Developers



© Dave Burbank, 2019

- ▶ **Shunning Jiang** : Lead researcher and developer for PyMTL3
- ▶ **Peitian Pan** : Leading work on translation & gradually-typed HDL
- ▶ **Yanhuai Ou** : Leading work on property-based random testing
- ▶ Tuan Ta, Moyang Wang, Khalid Al-Hawaj, Shady Agwal, Lin Cheng

PyMTL3 Project Sponsors



Funding partially provided by the National Science Foundation through NSF CRI Award #1512937 and NSF SHF Award #1527065.



Funding partially provided by the Defense Advanced Research Projects Agency through a DARPA POSH Award #FA8650-18-2-7852.



Funding partially provided by the Center for Applications Driving Architectures (ADA), one of six centers of JUMP, a Semiconductor Research Corporation program co-sponsored by DARPA.



Funding partially provided by an unrestricted industry gift from the Xilinx University Program

PyMTL3: A Python Framework for Open-Source Hardware Modeling, Generation, Simulation, and Verification

PyMTL3 Motivation

PyMTL3 Framework

→ [IEEE Micro'20]


PyMTL3 Demo

PyMTL3 JIT

→ [DAC'18]

PyMTL3 Testing

→ [IEEE D&T'21]



This work was supported in part by NSF XPS Award #1337240, NSF CRI Award #1512937, NSF SHF Award #1527065, AFOSR YIP Award #FA9550-15-1-0194, DARPA Young Faculty Award #N66001-12-1-4239, a Xinux University Program industry gift, and the the Center for Applications Driving Architectures (ADA), one of six centers of JUMP, a Semiconductor Research Corporation program co-sponsored by DARPA, and equipment, tool, and/or physical IP donations from Intel, NVIDIA, Synopsys, and ARM.

Thanks to **Derek Lockhart**, Ji Kim, Shreesha Srinath, Berkin Ilbeyi, Yixiao Zhang, Jacob Glueck, Aaron Wisner, Gary Zibrat, Christopher Torng, Cheng Tan, Raymond Yang, Kaishuo Cheng, Jack Weber, Carl Friedrich Bolz, David MacIver, and Zac Hatfield-Dodds for their help designing, developing, testing, and using PyMTL2 and PyMTL3

The U.S. Government is authorized to reproduce and distribute reprints for Government purposes notwithstanding any copyright notation theron. Any opinions, findings, and conclusions or recommendations expressed in this publication are those of the author(s) and do not necessarily reflect the views of any funding agency.