

PyMTL/Pydgin Tutorial Schedule

8:30am – 8:50am Virtual Machine Installation and Setup

8:50am – 9:00am *Presentation:* PyMTL/Pydgin Tutorial Overview

9:00am – 9:10am *Presentation:* Introduction to Pydgin

9:10am – 10:00am *Hands-On:* Adding a GCD Instruction using Pydgin

10:00am – 10:10am *Presentation:* Introduction to PyMTL


10:10am – 11:00am *Hands-On:* PyMTL Basics with Max/RegIncr

11:00am – 11:30am Coffee Break


11:30am – 11:40am *Presentation:* Multi-Level Modeling with PyMTL

11:40am – 12:30pm *Hands-On:* FL, CL, RTL Modeling of a GCD Unit

The Pydgin Framework



The Pydgin ADL: ARMv5 Architectural State



```
class State( object ):
```


```
def __init__( self, memory, reset_addr=0x400 ):
    self.pc = reset_addr
    self.rf = ArmRegisterFile( self, num_regs=16 )
    self.mem = memory
```

```
self.rf[ 15 ] = reset_addr
```

```
# current program status register (CPSR)
self.N = 0b0 # Negative condition
self.Z = 0b0 # Zero condition
self.C = 0b0 # Carry condition
self.V = 0b0 # Overflow condition
```

```
def fetch_pc( self ):
    return self.pc
```

The Pydgin ADL: ARMv5 Encodings



```

encodings = [
    ['nop', '00000000000000000000000000000000'],
    ['mul', 'xxx0000000xxxxxxxxxx1001xxx'],
    ['umull', 'xxx000100xxxxxxxxxx1001xxx'],
    ['adc', 'xxx00x0101xxxxxxxxxxxxxxxxxxxx'],
    ['add', 'xxx00x0100xxxxxxxxxxxxxxxxxxxx'],
    ['and', 'xxx00x0000xxxxxxxxxxxxxxxxxxxx'],
    ['b', 'xxx1010xxxxxxxxxxxxxxxxxxxx'],
    ['bl', 'xxx1011xxxxxxxxxxxxxxxxxxxx'],
    ['bic', 'xxx00x1110xxxxxxxxxxxxxxxxxxxx'],
    ['bkpt', '11100010010xxxxxxxxxx0111xxx'],
    # ...
    ['teq', 'xxx00x10011xxxxxxxxxxxxxxxxxxxx'],
    ['tst', 'xxx00x10001xxxxxxxxxxxxxxxxxxxx'],
]
  
```

The Pydgin ADL: ARMv5 Instruction Semantics

Pydgin ADL
State

ARM ISA MANUAL SPEC

```

if ConditionPassed(cond) then
    Rd = Rn + shifter_operand

    if S == 1 and Rd == R15 then
        if CurrentModeHasSPSR() then
            CPSR = SPSR
        else UNPREDICTABLE

    else if S == 1 then
        N Flag = Rd[31]
        Z Flag = if Rd == 0 then 1 else 0
        C Flag = CarryFrom(Rn + shifter_operand)
        V Flag = OverflowFrom(Rn + shifter_operand)
  
```

Executable

Executable


```

def execute_add( s, inst ):
    if condition_passed( s, inst.cond ):
        a, _ = s.rf[ inst.rn ]
        b, _ = shifter_operand( s, inst )
        result = a + b
        s.rf[ inst.rd ] = trim_32(result)

        if inst.S:
            # ...
            s.N = (result >> 31)&1
            s.Z = trim_32(result) == 0
            s.C = carry_from(result)
            s.V = overflow_from(a, b, result)

        if inst.rd == 15:
            return
        s.rf[PC] = s.fetch_pc() + 4
  
```

An RPython Instruction Set Simulator



```
def instruction_set_interpreter( memory ):
    state = State( memory )


    while True:

        pc      = state.fetch_pc()


        inst    = memory[ pc ]      # fetch
        execute = decode( inst )   # decode
        execute( state, inst )     # execute
```

```
> python iss.py arm_binary
```

The RPython Translation Toolchain



An RPython ISS with JIT Annotations



```
jd = JitDriver( greens = ['pc'],
                reds   = ['state'] )
```

```
def instruction_set_interpreter( memory ):
    state = State( memory )
```

```
while True:
```


```
    jd.jit_merge_point( s.fetch_pc(), state )
```

```
    pc      = state.fetch_pc()
```

```
    inst     = memory[ pc ]      # fetch
    execute  = decode( inst )   # decode
    execute( state, inst )     # execute
```


```
    if state.fetch_pc() < pc:
        jd.can_enter_jit( s.fetch_pc(), state )
```


The RPython Translation Toolchain JIT Generator



```
> ./pydgin-jit arm_binary
```

JIT Annotations



Creating a competitive JIT requires additional RPython JIT hints:

- + Minimal JIT Annotations
- + Elidable Instruction Fetch
- + Elidable Decode
- + Constant Promotion of PC and Memory
- + Word-Based Target Memory
- + Loop Unrolling in Instruction Semantics
- + Virtualizable PC and Statistics

**See our paper in ISPASS2015 for
detailed information!**

Pydgin ISS Performance

