ECE 6775
High-Level Digital Design Automation
Fall 2023

Domain-Specific Programming
Final project

- In-depth exploration of a research topic
  - (1) Designing new accelerators with HLS; OR
  - (2) Developing new automation algorithms/tools
- 3-4 students / team (up to 12 teams in total)
  - 11 teams = 11 * 4 students
  - 12 teams = 4 * 3 students + 8 * 4 students
- Weekly meetings with the instructor start next week on Thu 11/2
  - A Google sheet will be created for meeting scheduling
- Abstract due Wed 11/8
Review: CNN Acceleration on FPGAs

Number of cycles to execute the above loop nest

\[ \approx K \times K \times Tr \times Tc + L \approx Tr \times Tc \times K^2 \]
Agenda

▸ A brief intro to domain-specific languages (DSLs)

▸ DSLs for accelerator design

▸ Systolic arrays: combining parallel processing and pipelining
  – Uniform recurrence equations
  – Case study on matrix multiplication
Donald Knuth on Multicore Architectures

Q: Vendors of multicore processors have expressed frustration at the difficulty of moving developers to this model. As a former professor, what thoughts do you have on this transition and how to make it happen?

“...
I might as well flame a bit about my personal unhappiness with the current trend toward multicore architecture. To me, it looks more or less like the hardware designers have run out of ideas, and that they’re trying to pass the blame for the future demise of Moore’s Law to the software writers by giving us machines that work faster only on a few key benchmarks! I won’t be surprised at all if the whole multithreading idea turns out to be a flop, worse than the "Itanium" approach that was supposed to be so terrific — until it turned out that the wished-for compilers were basically impossible to write.

Blur Filter: Original C++ Code

```cpp
void blur_filter_3x3(const Image &in, Image &blury) {
    Image blurx(in.width(), in.height()); // allocate blurx array
    for (int x = 0; x < in.width(); x++)
        for (int y = 0; y < in.height(); y++)
            blurx(x, y) = (in(x-1, y) + in(x, y) + in(x+1, y))/3;

    for (int x = 0; x < in.width(); x++)
        for (int y = 0; y < in.height(); y++)
            blury(x, y) = (blurx(x, y-1) + blurx(x, y) + blurx(x, y+1))/3;
}
```

The blurred face of KFC Mascot
Blur Filter: Optimized C++ Code for Multicore

```cpp
void blur_filter_3x3(const Image &in, Image &blury) {
    __m128i one_third = _mm_set1_epi16(21846);
    #pragma omp parallel for
    for (int yTile = 0; yTile < in.height(); yTile += 32) {
        __m128i a, b, c, sum, avg;
        __m128i blurx[(256/8)*(32+2)]; // allocate tile blurx array
        for (int xTile = 0; xTile < in.width(); xTile += 256) {
            __m128i *blurxPtr = blurx;
            for (int y = -1; y < 32+1; y++) {
                const uint16_t *inPtr = &(in[yTile+y][xTile]);
                for (int x = 0; x < 256; x += 8) {
                    a = _mm_loadu_si128((__m128i*)inPtr);
                    b = _mm_loadu_si128((__m128i*)inPtr+1);
                    c = _mm_loadu_si128((__m128i*)inPtr+2);
                    sum = _mm_add_epi16(_mm_add_epi16(a, b), c);
                    avg = _mm_mulhi_epi16(sum, one_third);
                    _mm_store_si128(blurxPtr++, avg);
                    inPtr += 8;
                }
                blurxPtr = blurx;
            }
            for (int y = 0; y < 32; y++) {
                __m128i *outPtr = (_m128i *)(blury[yTile+y][xTile]);
                for (int x = 0; x < 256; x += 8) {
                    a = _mm_load_si128(blurxPtr+(2*256)/8);
                    b = _mm_load_si128(blurxPtr+256/8);
                    c = _mm_load_si128(blurxPtr++);
                    sum = _mm_add_epi16(_mm_add_epi16(a, b), c);
                    avg = _mm_mulhi_epi16(sum, one_third);
                    _mm_store_si128(outPtr++, avg);
                }
            }
        }
    }
}
```

11X faster on quad core x86 processor
+ Tiling
+ Vectorization
+ Multithreading
More for Less – Domain-Specific Languages (DSLs)

▸ Programming languages that are tailored for a specific application domain
  – More accessible and productive for domain experts
  – Restricted expressiveness facilitates more automated optimization and verification
  – Examples: SQL, MATLAB, OpenGL, HTML, …

▸ Embedded DSLs (eDSLs)
  – A DSL built on a host, typically general-purpose language
  – Examples: Halide (in C++), PyTorch (in Python), TVM (in Python), Chisel (in Scala), …
Case Study: Halide, an eDSL for Image Processing

Main Idea: Separate algorithm (what to compute) from schedule (how to compute it)

// Algorithm of Blur Filter
blurx(x, y) = (in(x-1, y) + in(x, y) + in(x+1, y))/3;
blury(x, y) = (blurx(x, y-1) + blurx(x, y) + blurx(x, y+1))/3;

// Schedule
blurx.compute_at(blur_y, y).unroll(x);
blury.tile(x, y, xi, yi, 256, 32);

Scheduling functions encode common program transformations
- tile: loop tiling
- unroll: loop unrolling
- compute_at: change order of computation

Algorithm
- Write and test once
- Portable across platforms

Schedule
- Specify optimizations
- Explore combinations
- Target different back-ends

What about Accelerator-Rich Architectures?

- Modern computer systems embrace specialization to improve performance and energy efficiency.
- Both hardware and software are increasingly customized for dedicated application domains.

Even more challenging to design and program!
Compute customization
• parallel processing, pipelining …
Essential Techniques for Hardware Specialization

Compute customization
• parallel processing, pipelining …

Data type customization
• low-bitwidth integer, fixed point …
Essential Techniques for Hardware Specialization

Compute customization
- parallel processing, pipelining ...

Data type customization
- low-bitwidth integer, fixed point ...

Memory customization
- banking, data reuse, streaming ...

Accelerator
- PE
- Data movement
- Scratchpad
- Loader
- Unloader
A Roofline View of Customization Techniques

**Compute customization**
- parallel processing, pipelining ...

**Data type customization**
- low-bitwidth integer, fixed point ...

**Memory customization**
- banking, data reuse, streaming ...
Building Accelerator with HLS C/C++

Example: Convolution

```c
for (int y = 0; y < N; y++)
  for (int x = 0; x < N; x++)
    for (int r = 0; r < 3; r++)
      for (int c = 0; c < 3; c++)
        out[x, y] += image[x+r, y+c] * kernel[r, c]
```

Entangled hardware customization & algorithm
- Less portable
- Less maintainable
- Less productive

```
#pragma HLS array_partition variable=filter dim=0
hls::LineBuffer<3, N, ap_fixed<8,4>> buf;
hls::Window<3, 3, ap_fixed<8,4>> window;
for(int y = 0; y < N; y++) {
  for(int xo = 0; xo < N/M; xo++) {
    #pragma HLS pipeline II=1
    for(int xi = 0; xi < M; xi++) {
      int x = xo*M + xi;
      buf.shift_up(x);
      buf.insert_top(in, x);
      window.shift_left();
      for(int r = 0; r < 2; r++)
        window.insert(buf.getval(r, x), i, 2);
      window.insert(in, 2, 2);
      if (y >= 2 && x >= 2) {
        for(int r = 0; r < 3; r++)
          for(int c = 0; c < 3; c++)
            acc += window.getval(r, c) * kernel[r][c];
        out[y-2][x-2] = acc;
      }
    }
  }
}
```
HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Reconfigurable Computing

Yi-Hsiang Lai\textsuperscript{1}, Yuze Chi\textsuperscript{2}, Yuwei Hu\textsuperscript{1}, Jie Wang\textsuperscript{2}, Cody Hao Yu\textsuperscript{2}, Yuan Zhou\textsuperscript{1}, Jason Cong\textsuperscript{2}, Zhiru Zhang\textsuperscript{1}

\textsuperscript{1}Cornell University, \textsuperscript{2}UCLA

\textit{FPGA’2019 (Best Paper Award)}
HeteroCL Overview

- A Python-based embedded DSL and compilation framework for productive hardware specialization
  - **Portable**: Clean decoupling of algorithm & hardware customizations
  - **Flexible**: Mixed declarative & imperative programming
  - **Efficient**: Mapping to high-performance spatial architecture templates

HeteroCL vs. HLS C/C++

### HLS C/C++
- Algorithm#1
- Compute Customization
- Algorithm#2
- Data Type Customization
- Memory Customization
- Algorithm#3

Entangled algorithm and customization schemes

### HeteroCL
- Algorithm#1-3
- Compute Customization
- Data Type Customization
- Memory Customization

Fully decoupled customization schemes

[https://github.com/cornell-zhang/heterocl](https://github.com/cornell-zhang/heterocl)
Decoupled Compute Customization

- The tensor DSL (built on TVM) separates algorithm from scheduling via declarative programming

```python
r = hcl.reduce_axis(0, 3)
c = hcl.reduce_axis(0, 3)
out = hcl.compute(N, N),
     lambda y, x:
         hcl.sum(image[x+r, y+c]*kernel[r, c],
                 axis=[r, c]))
```

```
HeteroCL code

for (int y = 0; y < N; y++)
  for (int x = 0; x < N; x++)
    for (int r = 0; r < 3; r++)
      for (int c = 0; c < 3; c++)
        out[x, y] += image[x+r, y+c] * kernel[r, c]

Decoupled customization

s = hcl.create_schedule()
xo, xi = s.split(out.x, factor=M)
s.reorder(xi, xo, out.y)
```

```
Corresponding HLS code in C

for (int xi = 0; xi < M; xi++)
  for (int xo = 0; xo < N/M; xo++)
    for (int y = 0; y < N; y++)
      for (int r = 0; r < 3; r++)
        for (int c = 0; c < 3; c++)
          out[xi+xo*M, y] +=
              image[xi+xo*M+r, y+c] * kernel[r, c]
```

The tensor DSL (built on TVM) separates algorithm from scheduling via declarative programming.
Decoupled Data Type Customization

- HeteroCL further enables decoupled algorithm spec and data quantization schemes
  - Provides bit-accurate data type support (e.g., Int(15), Fixed(7,4))

```python
r = hcl.reduce_axis(0, 3)
c = hcl.reduce_axis(0, 3)
out = hcl.compute(N, N,
    lambda y, x:
        hcl.sum(image[x+r, y+c]*kernel[r, c],
               axis=[r, c]))

for i in range(2, 8):
    s = hcl.create_scheme()
    s.quantize(out, Fixed(i, i-2))
```

**32-bit Floating-point**

<table>
<thead>
<tr>
<th>Sign</th>
<th>Exponent</th>
<th>Mantissa</th>
</tr>
</thead>
<tbody>
<tr>
<td>1b</td>
<td>8b</td>
<td>23b</td>
</tr>
</tbody>
</table>

**16-bit Brain Floating-point (bfloat)**

<table>
<thead>
<tr>
<th>Sign</th>
<th>Exponent</th>
<th>Mantissa</th>
</tr>
</thead>
<tbody>
<tr>
<td>1b</td>
<td>8b</td>
<td>7b</td>
</tr>
</tbody>
</table>

**8-bit Fixed-point**

<table>
<thead>
<tr>
<th>Int</th>
<th>Fraction</th>
</tr>
</thead>
<tbody>
<tr>
<td>2b</td>
<td>6b</td>
</tr>
</tbody>
</table>

**2-bit Integer**

<table>
<thead>
<tr>
<th>Int</th>
</tr>
</thead>
<tbody>
<tr>
<td>2b</td>
</tr>
</tbody>
</table>

Quantize/downsize
Decoupled Memory Customization

- Inferring custom on-chip storage with .reuse_at()

```python
r = hcl.reduce_axis(0, 3)
c = hcl.reduce_axis(0, 3)
out = hcl.compute(N, N),
    lambda y, x:
        hcl.sum(image[x+r, y+c]*kernel[r, c],
            axis=[r, c]))
```

```python
for (int y = 0; y < N; y++)
    for (int x = 0; x < N; x++)
        for (int r = 0; r < 3; r++)
            for (int c = 0; c < 3; c++)
                out[x, y] += image[x+r, y+c] * kernel[r, c]
```

```
s = hcl.create_schedule()
linebuf = s[image].reuse_at(out, out.y)
winbuf = s[linebuf].reuse_at(out, out.x)
```
# Customization Primitives in HeteroCL (a subset)

## Compute customization

<table>
<thead>
<tr>
<th>Method</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>.split(i, v)</code></td>
<td>Split loop i of operation C into a two-level nest loop with v as the factor of the inner loop.</td>
</tr>
<tr>
<td><code>.fuse(i, j)</code></td>
<td>Fuse two sub-loops i and j of operation C in the same nest loop into one.</td>
</tr>
<tr>
<td><code>.reorder(i, j)</code></td>
<td>Switch the order of sub-loops i and j of operation C in the same nest loop.</td>
</tr>
<tr>
<td><code>.compute_at(C, i)</code></td>
<td>Merge loop i of the operation P to the corresponding loop level in operation C.</td>
</tr>
<tr>
<td><code>.unroll(i, v)</code></td>
<td>Unroll loop i of operation C by factor v.</td>
</tr>
<tr>
<td><code>.parallel(i)</code></td>
<td>Schedule loop i of operation C in parallel.</td>
</tr>
<tr>
<td><code>.pipeline(i, v)</code></td>
<td>Schedule loop i of operation C in pipeline manner with a target initiation interval v.</td>
</tr>
</tbody>
</table>

## Memory customization

<table>
<thead>
<tr>
<th>Method</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>.partition(i, v)</code></td>
<td>Partition dim i of tensor C with a factor v.</td>
</tr>
<tr>
<td><code>.reshape(i, v)</code></td>
<td>Pack dim i of tensor C into words with a factor v.</td>
</tr>
<tr>
<td><code>.buffer_at(C, i)</code></td>
<td>Create an intermediate buffer at dim i of operation C to store the results of tensor P.</td>
</tr>
<tr>
<td><code>.reuse_at(C, i)</code></td>
<td>Create a reuse buffer storing the values of tensor P, where the values are reused at dim i of operation C.</td>
</tr>
<tr>
<td><code>.to(t, d, m)</code></td>
<td>Move a list of tensors t to destination d with mode m.</td>
</tr>
</tbody>
</table>

## Data type customization

<table>
<thead>
<tr>
<th>Method</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>.downsize(t, d)</code></td>
<td>Downsize a list of tensors t to type d.</td>
</tr>
<tr>
<td><code>.quantize(t, d)</code></td>
<td>Quantize a list of tensors t to type d.</td>
</tr>
</tbody>
</table>

## Macros for spatial architecture templates

<table>
<thead>
<tr>
<th>Macro</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C.stencil()</td>
<td>Specify operation C to be implemented with stencil with dataflow architectures using the SODA framework.</td>
</tr>
<tr>
<td>C.systolic()</td>
<td>Specify operation C to be implemented with systolic arrays using the AutoSA framework.</td>
</tr>
</tbody>
</table>
Case Study: Matrix Multiplication (MM)

- A vanilla MM implementation performs inner product to produce one output element
  - Floating-point accumulation introduces carried dependency, slowing down the pipeline (II>1)

MatMul via inner product

\[ C[i, j] = A[i, :] \cdot B[:, j] \]
Case Study: Optimized MM to Achieve II=1

- The row-wise product approach performs a sequence of scalar-vector products to produce *one output row*
  - An additional buffer is added to store the intermediate results (i.e., c_vec)

\[
A \times B = C
\]

\[
C[i, j] = \sum_k A[i, k] \cdot B[k, j]
\]

```c
for (int i = 0; i < M; i++) {
    float C_vec[N];
    for (int j = 0; j < N; j++)
        C_vec[j] = 0.0;

    for (int k = 0; k < K; k++)
        for (int j = 0; j < N; j++)
            #pragma pipeline II=1
            C_vec[j] += A[i, k] * B[k, j];

    for (int j = 0; j < N; j++)
        C[i, j] = C_vec[j];
}
```
Case Study: Optimized MM in HeteroCL

- Optimizations via decoupled primitives
  - `.buffer_at()` creates an intermediate buffer at a given axis
  - `.reorder()` swaps the order of the k and j loops
  - Algorithm code stays unchanged

```python
def MM_v2(M=1024, N=1024, K=512):
    hcl.init(hcl.Float())
    A = hcl.placeholder((M, K), name="A")
    B = hcl.placeholder((K, N), name="B")
    k = hcl.reduce_axis(0, K, name="k")
    C = hcl.compute((M, N), lambda i, j :
                     hcl.sum(A[i, k] * B[k, j], axis=k), "C")

    # customizations
    s = hcl.create_schedule([A, B])
    s.reorder(k, j)
    s.buffer_at(C, i)
    s.pipeline(j)
```

<table>
<thead>
<tr>
<th></th>
<th>II</th>
<th>Latency (cycles)</th>
<th>Speedup</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vanilla MM</td>
<td>8</td>
<td>4295M</td>
<td>1x</td>
</tr>
<tr>
<td>Optimized MM</td>
<td>1</td>
<td>539M</td>
<td>7.97x</td>
</tr>
</tbody>
</table>
SuSy: A Programming Model for Productive Construction of High-Performance Systolic Arrays on FPGAs

Yi-Hsiang Lai\textsuperscript{1}, Hongbo Rong\textsuperscript{2}, Size Zheng\textsuperscript{3}, Weihao Zhang\textsuperscript{4}, Xiuping Cui\textsuperscript{3}, Yunshan Jia\textsuperscript{3}, Jie Wang\textsuperscript{5}, Brendan Sullivan\textsuperscript{1}, Zhiru Zhang\textsuperscript{1}, Yun Liang\textsuperscript{3}, Youhui Zhang\textsuperscript{4}, Jason Cong\textsuperscript{5}, Nithin George\textsuperscript{2}, Jose Alvarez\textsuperscript{2}, Christopher Hughes\textsuperscript{2}, Pradeep Dubey\textsuperscript{2}

\textsuperscript{1}Cornell University, \textsuperscript{2}Intel, \textsuperscript{3}Peking University, \textsuperscript{4}Tsinghua University, \textsuperscript{5}UCLA

\textit{ICCAD'2020}
Systolic Arrays

- An array of processing elements (PEs) that process data in a systolic manner using nearest-neighbor communication
  - Systolic means “data flows from memory in a rhythmic fashion, passing through many processing elements before it returns to memory” – H.T. Kung

Parallel processing + pipelining
+ Simple & regular design
+ Massive parallelism
+ Short interconnection
+ Balancing compute with I/O
Uniform Recurrence Equations (UREs)

- Any systolic algorithm can be described by a set of UREs
  - i.e., an n-dimensional loop nest where the recurrences (inter-iteration dependences) must have constant distances

\[
y = A \times x
\]

Matrix Vector Multiplication (MV) in UREs

\[
Z[i, j] = 0, \text{ when } j = 0
\]
\[
Z[i, j] = Z[i, j - 1] + A[i, j] \cdot x[j], \text{ when } j > 0
\]
\[
y[i] = Z[i, N - 1]
\]

\[
C = A \times B
\]

Matrix Matrix Multiplication (MM) in UREs

\[
Z[i, j, k] = 0, \text{ when } k = 0
\]
\[
Z[i, j, k] = Z[i, j, k - 1] + A[i, k] \cdot B[k, j], \text{ when } k > 0
\]
\[
C[i, j] = Z[i, j, N - 1]
\]
Mapping MM to a Systolic Array

- Map the n-dimensional iteration space into a physical array of PEs

\[
Z[i, j, k] = 0, \text{when } k = 0
\]
\[
C = A \ast B \quad Z[i, j, k] = Z[i, j, k - 1] + A[i, k] \cdot B[k, j], \text{when } k > 0
\]
\[
C[i, j] = Z[i, j, N - 1]
\]

\[ \begin{align*}
Z[0,0,k] & \quad A[0,k] \\
Z[0,1,k] & \quad A[1,k] \\
Z[0,7,k] & \quad A[7,k]
\end{align*} \]

\[ \begin{align*}
Z[1,0,k] & \\
Z[1,1,k] & \\
Z[1,7,k]
\end{align*} \]

\[ \begin{align*}
\cdots & \\
\cdots & \\
\cdots
\end{align*} \]

\[ \begin{align*}
Z[7,0,k] & \quad \text{t=0} \\
Z[7,1,k] & \quad \text{t=1} \\
Z[7,7,k] & \quad \text{t=7}
\end{align*} \]
MM Running on a Systolic Array

- An array of processing elements that process data in a systolic manner

\[ C = A \times B \]

At \( t = 0 \)

- \( C[0][0] \): To be computed
- \( C[0][0] \): Being Computed
- \( C[0][0] \): Computation Finished

Diagram showing the systolic array processing with data flow over time \( t \).
An eDSL for Constructing Systolic Arrays

Decoupled algorithm definition and spatial optimizations
Explicitly represent optimizations such as space-time transformation
Concisely describe a systolic algorithm with uniform recurrence equations (UREs)
A programming model for accelerating systolic algorithms

SuSy

Algorithm Definition
(with UREs)

Spatial Optimizations
• Space-Time Transformation
• I/O Isolation
• Vectorization …

Processors + Accelerators

CPUs

FPGAs
Algorithm Specification with UREs

- Any systolic algorithm can be described by a set of UREs
  - i.e., an n-dimensional loop nest where the recurrences (inter-iteration dependences) must have constant distances

\[
C = A \times B
\]

```
for (int i = 0; i < N; i++)
  for (int j = 0; j < N; j++)
    C[i, j] = 0;
  for (int k = 0; k < N; k++)
    C[i, j] += A[i, k] * B[k, j]
```

**Matrix Matrix Multiplication (MM) in UREs**

\[
Z[i, j, k] = \begin{cases} 
0, & \text{when } k = 0 \\
Z[i, j, k-1] + A[i, k] \cdot B[k, j], & \text{when } k > 0 
\end{cases}
\]

```
C[i, j] = \begin{cases} 
Z[i, j, N-1], & \text{when } k = N-1 
\end{cases}
```

**Algorithm Definition in SuSy**

```
// Iteration space
Var i, j, k;
// UREs
Z(i, j, k) = select(k==0, 0, Z(i, j, k-1)) + A(i, j, k) * B(i, j, k);
C(i, j) = select(k == N-1, Z(i, j, k));
```

Declarative Programming (builds on Halide)
Space-Time Transformation

\[ T = \begin{pmatrix} 1 & 0 & 0 \\ 0 & 1 & 0 \\ 1 & 1 & 1 \end{pmatrix} \]

\[ \Pi \quad \text{Space dimensions} \quad \Pi \times (i, j, k)^T = (i, j) \]

\[ \tau \quad \text{Time schedule} \quad \tau \times (i, j, k)^T = i + j + k \]

Transformation Matrix
### Supported Spatial Optimizations

<table>
<thead>
<tr>
<th>Function</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>F.merge_ures(U_1, U_2, ..., U_n)</code></td>
<td>Define the set of UREs F, U_1, U_2, ..., U_n to optimize.</td>
</tr>
<tr>
<td><code>F.space_time_transform(space, tau)</code></td>
<td>Specify the space-time transformation that will be applied to F, where space is the set of space loops, and tau is the scheduling vector.</td>
</tr>
<tr>
<td><code>F.vectorize(var)</code></td>
<td>Vectorize the specified loop variable var of F.</td>
</tr>
<tr>
<td><code>F.reorder(var_1, var_2, ..., var_n)</code></td>
<td>Reorder the loop nest for F according to the specified order, starting from the innermost level.</td>
</tr>
<tr>
<td><code>F.isolate_producer({E_1, E_2, ...}, P)</code></td>
<td>Isolate a list of expressions {E_1, E_2, ...} (usually inputs) in F to a separate producer kernel P.</td>
</tr>
<tr>
<td><code>F.isolate_consumer(E, C)</code></td>
<td>Isolate an expression E (usually an output) in F to a separate consumer kernel C.</td>
</tr>
<tr>
<td><code>F.remove(var)</code></td>
<td>Remove loop var of F.</td>
</tr>
<tr>
<td><code>F.buffer(E, v, mode)</code></td>
<td>Insert a reuse buffer at loop v for expression E with mode (either Buffer::Single or Buffer::Double).</td>
</tr>
<tr>
<td><code>F.scatter(E, var)</code></td>
<td>Reduce data communication overhead (i.e., data broadcast) by scattering the expression E to the consumer along loop var.</td>
</tr>
<tr>
<td><code>F.gather(E, var)</code></td>
<td>Reduce data communication overhead (i.e., data broadcast) by gathering the expression E from the producer along loop var.</td>
</tr>
</tbody>
</table>

Optimizations for custom I/O

[https://github.com/IntelLabs/t2sp](https://github.com/IntelLabs/t2sp)
Acknowledgements

- This lecture contains/adapts materials developed by
  - Yi-Hsiang Lai (Cornell ECE PhD, now AWS AI)
  - Authors of the following papers
    - SuSy: A Programming Model for Productive Construction of High-Performance Systolic Arrays on FPGAs (ICCAD’20)