#### ECE 6775 High-Level Digital Design Automation Fall 2024

# **Tutorial on C-Based HLS**



**Cornell University** 



## Agenda

- Introduction to high-level synthesis (HLS)
  - C-based synthesis
  - Common HLS optimizations
- Matrix-vector multiplication using Vivado HLS

## **High-Level Synthesis (HLS)**

- What
  - An automated design process that transforms high-level functional specifications into optimized register-transfer level (RTL) descriptions for efficient hardware implementation
    - Input spec. to HLS is typically untimed or partially timed
- Why
  - **Productivity**: Lower design complexity & faster simulation speed
  - **Portability**: Single (untimed) source  $\rightarrow$  multiple implementations
  - **Quality:** Quicker design space exploration  $\rightarrow$  higher quality

## A Simple Example: RTL vs. HLS

A GCD unit with handshake



#### **HLS Code**

```
void GCD (
    req_t req,
    resp_t& resp
) {
    short a = req.dat_a;
    short b = req.dat_b;
    while ( a != b ) {
        if (a > b)
            a = a - b;
        else
            b = b - a;
    }
    resp.dat = a;
}
```

#### Manual RTL (partial)


<pre>module GcdUnitRTL(     input wire clk,     input wire [31:0] req_dat,     output wire req_rdy,     input wire req_val,     input wire reset,     output wire [15:0] resp_dat,     input wire resp_rdy,</pre>	<pre>always @(*) begin if (curr_state == STATE_IDLE) if (req_val) next_state = STATE_CALC; if (curr_state == STATE_CALC) if (!is_a_lt_b&amp;&amp;is_b_zero) next_state = STATE_DONE; if (curr_state == STATE_DONE)</pre>
—	`

#### Module declaration

#### State transition

```
always @ (*) begin
 if (current state == STATE IDLE) begin
    req rdy = 1; resp val = 0;
    a mux sel = A MUX SEL IN;
   b mux sel = B MUX SEL IN;
   a reg en = 1; b reg en = 1;
 end
 if (current state == STATE CALC) begin
   req rdy = 0; resp val = 0;
   do swap = is a lt b;
    do sub = ~is b zero;
    a mux sel = do swap ? A_MUX_SEL_B : A_MUX_SEL_SUB;
    a reg en = 1; b reg en = do swap;
   b mux sel = B MUX SEL A;
 end
  if (current state == STATE DONE) begin
   req rdy = 0; resp val = \overline{1};
    a mux sel = A MUX SEL X;
   b mux sel = B MUX SEL X;
   a reg en = 0; b reg en = 0;
 end
end
```

#### **A Representative C-Based HLS Tool**




## **Typical C/C++ Synthesizable Subset**

- Data types:
  - **Primitive types:** int, unsigned, float, double, ...
  - Arbitrary precision: ap\_int, ap\_fixed, ...
  - **Composite types:** array, struct, union, ...
  - Templated types: template<>
  - Statically determinable pointers
- No dynamic memory allocations <u>- malloc</u>, new, std::vector<>
- No recursive function calls
- Prints in csim only

## **Recap: Fixed-Point Types**

- ap\_fixed is a templated C++ data type used for representing fixed-point numbers
  - Signed: ap\_fixed; Unsigned: ap\_ufixed
  - Template parameters ap\_fixed<W, I, Q, O>
    - W: total bitwidth
    - I: integer bitwidth
    - Q: quantization mode (optional, default is AP\_TRN)
    - O: overflow mode (optional, default is AP\_WRAP)



## **Arbitrary Precision Integer**

- C/C++ only provides a limited set of native integer types
  - Usually: char (8b), short (16b), int (32b), long (64b), long long (64b)
  - Byte aligned: efficient in processors
- Arbitrary precision integer in Vivado HLS
  - Signed: ap\_int; Unsigned ap\_uint
    - Two's complement representation for signed integer
  - Templatized class ap\_int<W> or ap\_uint<W>
    - W is the user-specified bitwidth

```
#include <ap_int.h>
ap_int<9> x; // 9-bit
ap_uint<24> y; // 24-bit unsigned
ap_uint<512> z; // 512-bit unsigned
```


#### **Typical C/C++ Constructs to RTL Mapping**

<u>C/C++</u>	<u>RTL</u>
<u>Constructs</u>	<u>Components</u>

- - **Operators → Functional units** 
    - - Arrays -> Memories
- Control flows → Control logics

#### **Functions and Design Hierarchy**

- Each function is usually translated into an RTL module
  - Function arguments become ports on the RTL blocks
  - Functions may be inlined to dissolve their hierarchy




RTL module hierarchy

## Arrays

An array is usually implemented by a memory module in RTL


- Reading and writing to the array correspond to accessing RAM, while constant arrays are stored in ROM
- Typically, each memory module supports a limited number of read/write ports, typically up to 2



- An array can be partitioned and implemented with multiple RAMs
  - Extreme case: completely partitioned into individual elements that map to discrete registers
- Multiples arrays can be merged and mapped to one RAM

#### Loops

- By default, loops are "rolled"
  - Each loop iteration corresponds to a "sequence" of states (more generally, an FSM)
  - This state sequence will be repeated multiple times based on the loop trip count (or loop bound)



## **Loop Unrolling**

- Unrolling can expose more parallelism to achieve shorter latency or higher throughput
  - (+) Decreased loop control overhead
  - (+) Increased parallelism for scheduling


(-) Increased operation count, which may negatively impact area, timing, and power

```
void TOP() {
    ...
for (i = 0; i < N; i++){
    #pragma HLS unroll factor=4
    sum += A[i];
}
void TOP() {
    ...
for (i = 0; i < N/4; i++){
        sum += A[4*i];
        sum += A[4*i+1];
        sum += A[4*i+2];
        sum += A[4*i+3];
    }
}</pre>
```

## **Loop Pipelining**

Pipelining is one of the most important optimizations for HLS

- Key factor: Initiation Interval (II)
- Allows a new iteration to begin processing, II cycles after the start of the previous iteration (II=1 means the loop is fully pipelined)



## **A Tutorial on Vivado HLS**

			tarian     test-gradieges/active-test-
Vivado HLS - image_filter.demo (C:\Users\dirk\Desktop\Demos\image_filter\image_filter.demo)		··· • · ·	(vivado19) nz264@brg-zhang-xcel:-/shared/ece5997/wwwul-tutorial\$ vivado_hls -f run.tcl
File Edit Project Solution Window Help Run			******* Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
			**** SW Build 2729669 on Thu Dec 5 04:48:12 MST 2019
		🎋 Debug 💦	
📄 🖬 🕶 📮 🖛 🏧 🖛			** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
🕸 Debug 🕄 🌔 Explorer	🛛 🕬- Variables 🙁 💊 Breakpoints	ill Registers 🛋 Modules	source /opt/xilinx/Xilinx Vivado vitis 2019.2/Vivado/2019.2/Scripts/vivado hls/hls.tcl -notrace
V 🚱 😒 🖬 🖉 N 💿 N 🔳 N 🖷 N 🕷	Ŧ	5 🐗 🖻 🏟 🖇 🗶	TKP: Applying HLS Y2K22 patch V1.2 for IP revision TKP: [HLS 200-10] Running //pt/xilinx/Xilinx/Xilinx/Vision //tis_2019.2/Vivado/2019.2/Din/unwrapped/lnx64.o/vivado_hls'
image_filter.demo.Debug [C/C++ Application]	Name	Type Value	INFO: [HLS 200-10] for user $nz264$ on host 'en-ec-brg-zhang-xcel.coecis.cornell.cou' (Linux, x86.64 version 3.10.0-1160.71.1.
C:\Users\dirk\Desktop\Demos\image_filter\image_filter.demo\Debug\a.exe [10552]	🥭 rgb_in	rgb_pixel {}	17.x86 64) on Mon Aug 22 11:87:33 EDT 2022
Thread [1] 0 (Suspended : Step)	(x): R	color t 28 \\034	
color_filter() at image_filter.cpp:240 0x402bc8	(x)= K (x)= G		
image_filter() at image_filter.com/260.0v402cf7			Sourcing Tcl script 'run.tcl'
main() at image filter	(×)= B	color_t 0 "\\000"	INF0: [HLS 200-10] Opening and resetting project '/work/shared/users/phd/nz264/ece5997/mvmul-tutorial/mvmul_vitis.prj'.
J gdb Vivado™ HLS	🥭 rgb_out	rgb_pixel {}	INFO: [HLS 200-10] Adding design file 'mvmul_unroll.c' to the project
	A 1	int ()	INFO: [HLS 200-10] Adding test bench file 'mvmul-top.c' to the project
			INFO: [HLS 200-10] Opening and resetting solution '/work/shared/users/phd/nz264/ece5997/mvmul-tutorial/mvmul_vitis.prj/soluti
			n1'.
			INFO: [HLS 200-10] Cleaning up the solution database.
	4		INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
		🗝 🗆 📴 Outline 🖄 🛛 🖧 💘 🖋	INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
image_filter_test.cpp		🗆 📴 Outline 🕴 🛛 🖓 👷 🕅	• * T INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
237		<ul> <li>stdio.h</li> </ul>	INF0: [HLS 200-10] Analyzing design file 'mvmul_unroll.c'
238 rgb_in.R = fra		malloc.h	INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1057.715 ; gain = 52
<pre>239 rgb_in.G = frame_in-&gt;pixel[i][j].G;</pre>		image_filter.h	.219; free physical = 97063; free virtual = 219377
241 #if defined(GRAY)		rgb2y(rgb_pixel) : color_t	INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1057.715 ; ain = 527.219 ; free physical = 97063 ; free virtual = 219377
242 rgb_out = gray_operator(rgb_in);		<ul> <li>sepia_operator(rgb_pixel) :</li> </ul>	din = 527.219; free physical = 97003; free Virtual = 21937/ INFO: [HLS 200-10] Starting code transformations
243 #else		gray_operator(rgb_pixel) : n	
244 rgb_out = sepia_operator(rgb_in);		<ul> <li>color_blend(rgb_pixel, rgb_</li> </ul>	
245 #endif		<ul> <li>sobel_operator(unsigned cl</li> </ul>	
246 frame_out->pixel[i][j].R = rgb_out.R; 247 frame_out->pixel[i][i].G = rgb_out.G;		<ul> <li>sobel_filter(rgb_frame*, rgb</li> </ul>	
247 frame_out->pixel[i][j].6 = rgb_out.6; 248 frame_out->pixel[i][j].8 = rgb_out.8;		<ul> <li>color filter(rgb_frame*, rgb</li> </ul>	
249 }		<ul> <li>image filter(rgb_frame*, rg</li> </ul>	
250 }		<ul> <li>Image_inter(igo_intine ; ig</li> </ul>	INFO: [XFORM 203-11] Balancing expressions in function 'mvmul' (mvmul_unroll.c:6)15 expression(s) balanced.
and a			INF0: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1057.715 ; gai
			= 527.219 ; free physical = 97044 ; free virtual = 219358
🗳 Console 🛛 🖉 Tasks 🚼 Problems 🚺 Executables 🚦 Memory		🔲 🗶 🔆 🗟 🖓 🖉 🖉 🖬	INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1057.
image filter.demo.Debug [C/C++ Application] a.exe			15 ; gain = 527.219 ; free physical = 97043 ; free virtual = 219357
			INFO: [HLS 200-10] Starting hardware synthesis
			INFO: [HLS 200-10] Synthesizing 'mvmul'
			WARNING: [SYN 201-107] Renaming port name 'mvmul/output' to 'mvmul/output_r' to avoid the conflict with HDL keywords or other
			object names.
			INFO: [HLS 200-10]
( )			INFO: [HLS 200-42] Implementing module 'mvmul' INFO: [HLS 200-10]
Writz	able Smart Insert 240 : 1		INFU: [MLS 200-10] INF0: [ScheD 204-11] Starting scheduling
Write	ible smart Insert 240 : J	L	INFO: [SCHED 204-11] Starting Scheduling
			INTO. [School 204-11] Finished Scheduling.

AMD Xilinx Vivado HLS (v2019.2) (We will exclusively use the command-line interface)

## **Matrix-Vector Multiplication**

$$\mathbf{y} = A \mathbf{x} = \begin{bmatrix} a_{11} & a_{12} & \cdots & a_{1N} \\ a_{21} & a_{22} & \cdots & a_{2N} \\ \vdots & \vdots & \ddots & \vdots \\ a_{N1} & a_{N2} & \cdots & a_{NN} \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \\ \vdots \\ x_N \end{bmatrix} = \begin{bmatrix} a_{11}x_1 + a_{12}x_2 + \cdots + a_{1N}x_N \\ a_{21}x_1 + a_{22}x_2 + \cdots + a_{2N}x_N \\ \vdots \\ a_{N1}x_1 + a_{N2}x_2 + \cdots + a_{NN}x_N \end{bmatrix}$$

$$\mathbf{y}[i] = \sum_{j=0}^{N} A[i][j] \times \mathbf{x}[j]$$

$$\frac{// \text{ mv. cpp}}{// \text{ original, non-optimized version of matrix-vector multiplication}}{\mathbf{x}: \text{ input matrix}}$$

$$\mathbf{x}: \text{ input vector}$$

$$\mathbf{y}: \text{ output vect$$

## **Activity: Setup on ECE Linux Server**

#### Log into ecelinux server

> ssh <netid>@ecelinux.ece.cornell.edu

- More info: <u>it.coecis.cornell.edu/ece/ecelinux/</u>
- Get Vivado HLS tool in your environment
  - Source class setup script to setup Vivado HLS

> source /classes/ece6775/setup-ece6775.sh

- Copy MV Example to Your Working Directory
  - Does not have to be ~/ece6775

```
> mkdir -p ~/ece6775
> cd ~/ece6775
> cp -r /classes/ece6775/mv-tutorial-v2/ .
> ls
mv.cpp mv.h run.tcl testbench.cpp
```


#### **Goal of this Tutorial**

Apply different optimizations and observe results

- Throughput = operation count / top-level function latency
  - Operation count =  $16 \times 16 \times 2 = 512$
- Area = DSP + FF + LUT usage
- We will fill in this result table after synthesizing each design

Design	Throughput (Ops/Cycle)	Area (DSP+FF+LUT)
baseline		
unroll		
unroll + pipeline		
unroll + partition + pipeline		

## **Project Directory Structure**



## **Activity: Run the Baseline Design**


#### Run csynth

- > vivado\_hls -f run.tcl
- Read the latency of loop OUTER
  - See mv.prj/solution1/syn/report/MV\_csynth.rpt

+ Detail: * Instance: N/A							
* Loop:							
   Loop Name	min	max	Latency	Initiation achieved	target	Count	Pipelined
++	3854 64	yese da			-  -  -	16	no no

## **The Baseline Micro-architecture**

Latency of OUTER should read 1056



Latency of INNER =

St: 1 cycle

BRAM

DOUT 0

DOUT 1

ADDR 0

DIN 0 ADDR 1


DIN 1

y[i]

acc

## **The Baseline Micro-architecture**


Latency of OUTER should read 1056



Latency of INNER = (2+1+1) x 16 = 64

## **The Baseline Micro-architecture**

Latency of OUTER should read 1056



- ► Latency of INNER = (2+1+1) x 16 = 64
- Latency of OUTER = (64+2) x 16 = 1056

### **Result Table**

- Throughput = operation count / top-level function latency
  - Operation count =  $16 \times 16 \times 2 = 512$
- Area = DSP + FF + LUT usage

Design	Throughput (Ops/Cycle)	Area (DSP+FF+LUT)
baseline	0.484	357
unroll		
unroll + pipeline		
unroll + partition + pipeline		

## **Activity: Unroll Inner Loop**

Add the unroll pragma to loop INNER

```
- // N = 16
OUTER:
for (i = 0; i < N; i++) {
    acc = 0;
INNER:
    for (j = 0; j < N; j++) {
        #pragma HLS unroll
        acc += A[i][j] * x[j];
        }
        y[i] = acc;
    }
```

Run csynth

```
- > vivado_hls -f run.tcl
```

 You may use a different project name to keep the baseline design


#### **Result Table**

- Throughput = operation count / top-level function latency
  - Operation count =  $16 \times 16 \times 2 = 512$
- Area = DSP + FF + LUT usage

Design	Throughput (Ops/Cycle)	Area (DSP+FF+LUT)
baseline	0.484	357
unroll	2.653	1030
unroll + pipeline		
unroll + partition + pipeline		

## **Activity: Pipeline Outer Loop**

Add the pipeline pragma to loop OUTER



- What is the final II of the loop?
  - Hint: how many elements to load per cycle?
- Run csynth and check the log

- > vivado\_hls -f run.tcl

#### **The Reason of Pipeline Failure**

- With an II = 1, we expect to load 16 elements of A and x every cycle
- But one BRAM only has 2 ports
- The II is relaxed to 16 / 2 = 8

```
INFO: [SCHED 204-61] Pipelining loop 'OUTER'.
WARNING: [SCHED 204-69] Unable to schedule 'load'
operation ('A_load_2', mv.cpp:16) on array 'A' due
to limited memory ports. Please consider using a
memory core with more ports or partitioning the
array 'A'.
INFO: [SCHED 204-61] Pipelining result : Target II =
1, Final II = 8, Depth = 12.
```

#### **Result Table**


- Throughput = operation count / top-level function latency
  - Operation count =  $16 \times 16 \times 2 = 512$
- Area = DSP + FF + LUT usage

Design	Throughput (Ops/Cycle)	Area (DSP+FF+LUT)
baseline	0.484	357
unroll	2.653	1030
unroll + pipeline	3.850	1047
unroll + partition + pipeline		

#### **The Solution: Partition Arrays**

```
INFO: [SCHED 204-61] Pipelining loop 'OUTER'.
WARNING: [SCHED 204-69] Unable to schedule 'load'
operation ('A_load_2', mv.cpp:16) on array 'A' due
to limited memory ports. Please consider using a
memory core with more ports or partitioning the
array 'A'.
INFO: [SCHED 204-61] Pipelining result : Target II =
1, Final II = 8, Depth = 12.
```

 Array partitioning breaks one array into smaller portions and implements it with multiple BRAM modules



## **Activity: Partition Arrays**

Add the following two pragmas in function MV:


```
void MV(int A[N][N], int x[N], int y[N]) {
    #pragma HLS array_partition block variable=A dim=2 factor=8
    int i, j;
    int acc;
OUTER:
    for (i = 0; i < N; i++) {
        #pragma HLS pipeline II=1
        acc = 0;
INNER:
        for (j = 0; j < N; j++) {
            #pragma HLS unroll
            acc += A[i][j] * x[j];
        }
        y[i] = acc;
    }
}</pre>
```

#### Run csynth

- > vivado\_hls -f run.tcl


## **Activity: Partition Arrays**

- #pragma HLS array\_partition block
   variable=A dim=2 factor=8
  - dim: dimension to be partitioned, select according to the unrolled loop (dim=0 partitions all dimensions)
  - factor: number of small arrays after partition
  - block: mode of partition (other modes are cyclic and complete)




- In our case, both block and cyclic will achieve II = 1
- When all dimensions are completely partitioned, array will be implemented with registers

#### **Microarchitecture of the Optimized Design**



### **Pipeline Schedule of the Optimized Design**



#### **Result Table**

- Throughput = operation count / top-level function latency
  - Operation count =  $16 \times 16 \times 2 = 512$
- Area = DSP + FF + LUT usage

Design	Throughput (Ops/Cycle)	Area (DSP+FF+LUT)
baseline	0.484	357
unroll	2.653	1030
unroll + pipeline	3.850	1047
unroll + partition + pipeline	23.27 48x speedup	2862 - 8x area

## **Next Lecture**

Analysis of Algorithms