


**ECE 6775**  
**High-Level Digital Design Automation**  
**Fall 2023**

# **Course Overview**

Zhiru Zhang

School of Electrical and Computer Engineering



Cornell University




# Agenda

- ▶ Important logistics
- ▶ Course motivation
- ▶ More course organization


# Class Resources

- ▶ Course website
  - <https://www.csl.cornell.edu/courses/ece6775>
  - Lectures slides, handouts, and other readings
- ▶ Ed Discussion
  - Announcements and Q&A
- ▶ CMS: course management system
  - Assignments and grades
  - Electronic submissions required


# Course Texts



[e-book available online](#)



Get 1st edition  
[Overhead slides available online](#)



Selected papers & software manuals

# Seeking Help After Class

- ▶ Ed Discussion
  - Questions on lectures, assignments, projects, etc.
  - Monitored by course staff
- ▶ Instructor office hours (online)
  - Thursday 4:30-5:30pm, Zoom link posted on Ed
- ▶ Email instructor for personal issues/appointment
- ▶ PhD TAs:
  - Jordan Dotzel (jad443), Matthew Hofmann (mrh259)

# Grading Scheme

- ▶ Class participation (4%)
  - Asking & answering questions during lectures
  - Contributing to discussions on Ed
- ▶ Paper readings (5%)
- ▶ Quizzes (6%)
- ▶ Midterm exam (20%)
- ▶ Assignments (30%)
- ▶ Final project (35%)

# This Course is About Hardware/Software Co-Design

- ▶ Specify applications/algorithms in software programs
- ▶ Synthesize software descriptions into special-purpose hardware architectures, namely, *accelerators*
  - Explore performance-cost trade-offs
  - Exploit automatic compilation & synthesis optimizations
- ▶ Realize the synthesized accelerators on FPGAs


# This Course Introduces EDA

## *Electronic Design Automation*

- ▶ A general methodology for refining a **high-level description down to a detailed physical implementation** for designs ranging from
  - integrated circuits (including system-on-chips),
  - printed circuit boards (PCBs),
  - and electronic systems
- ▶ **Modeling, synthesis, and verification** at every level of **abstraction**



# Significance of EDA



Patrick Gelsinger, Desmond Kirkpatrick, Avinoam Kolodny, and Gadi Singer. “Such a CAD!”  
*IEEE Solid-State Circuits Magazine*, 2010.

TABLE 1. INTEL PROCESSORS, 1971–1993.

PROCESSOR	INTRO DATE	PROCESS	TRANSISTORS	FREQUENCY
4004	1971	10 $\mu\text{m}$	2,300	108 KHz
8080	1974	6 $\mu\text{m}$	6,000	2 MHz
8086	1978	3 $\mu\text{m}$	29,000	10 MHz
80286	1982	1.5 $\mu\text{m}$	134,000	12 MHz
80386	1985	1.5 $\mu\text{m}$	275,000	16 MHz
Intel 486 DX	1989	1 $\mu\text{m}$	1.2 M	33 MHz
Pentium	1993	0.8 $\mu\text{m}$	3.1 M	60 MHz

“ This incredible growth rate could not be achieved by hiring an exponentially growing number of design engineers. It was fulfilled by adopting new design methodologies and by introducing innovative design automation software at every processor generation. ”

# E-D-A: My Other Interpretation

## Exponential


in complexity (or **E**xtrême scale)

## Diverse


increasing system heterogeneity  
multi-disciplinary

## Algorithmic

intrinsically computational



# Exponential: Moore's Law




Data partially collected by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond

[Figure credit: Christopher Batten, Cornell]


# Era of Billion-Transistor Chips




Apple A16  
~16B transistors




Apple M2 Pro  
~40B transistors




Intel Sapphire Rapids  
(quad-chip module)  
~48B transistors



AMD EPYC Bergamo  
(9-chip module)  
~82B transistors




AMD Xilinx Versal Premium  
~92B transistors



NVIDIA GH200  
Grace Hopper Superchip  
>200B transistors

# End of Dennard Scaling: Power Becomes the Limiting Factor



[Figure credit: Christopher Batten, Cornell]

# Power-Constrained Modern Computers



$\ll 1\text{W}/\text{chip}$



$\sim 1\text{W}/\text{chip}$



$\sim 15\text{W}/\text{chip}$



$\sim 50\text{W}/\text{chip}$



$\sim 100\text{W}/\text{chip}$



$> 100\text{W}/\text{chip}$

$$Power = \frac{Energy}{Second} = \frac{Energy}{Op} \times \frac{Ops}{Second}$$

The equation is annotated with a red box around  $\frac{Energy}{Op}$  and a red arrow pointing down from it, and a green box around  $\frac{Ops}{Second}$  and a green arrow pointing up from it.

To increase performance (Ops/Sec) in a power-constrained regime, **energy efficiency** (Ops/Joule) **must improve!**


# Inefficiency of General-Purpose Computing

- ▶ Typical energy overhead (or “tax”) for every 10pJ arithmetic operations
  - 70pJ on instruction supply
  - 47pJ on data supply

Also, only 59% of the instructions are arithmetic

## Embedded Processor Energy Breakdown


- Arithmetic
- Clock and control
- Data supply
- Instruction supply



[source: Dally et al. Efficient Embedded Computing, IEEE'08]

# Advance of Civilization


- ▶ For humans, Moore's Law scaling of the brain has ended a long time ago
  - Number of neurons and their firing rate did not change significantly
- ▶ Remarkable advancement of civilization via **specialization**







# Diverse: Era of Hardware Heterogeneity


Apple 12 (iPhone X)



Apple M1 Pro




Google TPUv3



Special-purpose accelerators are increasingly deployed to improve performance & energy efficiency both in datacenters and at the edge

# Hardware Specialization in Mobile Chips

## System on chip (SoC)






Apple 12 (iPhone X)

- ▶ Modern SoCs integrate a rich set of **special-purpose accelerators**
  - Speed up critical tasks
  - Reduce power consumption and cost
  - Increase energy efficiency


# Hardware Specialization in Datacenters

ASIC- and FPGA-based accelerators are being deployed for a rich mix of compute-intensive applications in cloud datacenters



# Hardware Specialization in Datacenters

ASIC- and FPGA-based accelerators are being deployed for a rich mix of compute-intensive applications in cloud datacenters



## Microsoft Cloud FPGA Platforms

# Hardware Specialization for Deep Learning

## Blue Chips





Amazon  
Apple  
Google  
Intel  
Microsoft ...

## Startups

Cerebras  
Graphcore  
Groq  
Mythic  
SambaNova ...

## Academia

DianNao [Chen ASPLOS'14]  
EIE/ESE [Han ISCA'16, FPGA'17]  
Eyeriss [Chen ISCA'16, JSSC'17]  
FINN [Umuroglu FPGA'17]  
FracBNN [Zhang FPGA'21] ...




Deep learning has caused a revolution AI and computer hardware industry

# Increasing Specialization Demands (Even) Higher Design Productivity


Can custom hardware evolve fast enough to keep up?

- ▶ Target of specialization is moving rapidly



**Number of machine learning papers published on arXiv has outpaced Moore's Law**


[Dean et al., IEEE Micro 2018]



**The design productivity gap**

[Source: Workshops on Extreme Scale Design Automation: Challenges and Opportunities for 2025 and Beyond]

# Evolution of Design Abstraction



[source: Kurt Keutzer, UCB]

# Motivation for High-Level Synthesis (HLS)



```
module dut(rst, clk, q);  
  input rst;  
  input clk;  
  output q;  
  reg [7:0] c;  
  
  always @ (posedge clk)  
  begin  
    if (rst == 1b'1) begin  
      c <= 8'b00000000;  
    end  
    else begin  
      c <= c + 1;  
    end  
  
    assign q = c;  
  endmodule
```

RTL Verilog

vs.

```
uint8 dut() {  
  static uint8 c;  
  c+=1;  
}
```

Automated  
with HLS




An 8-bit counter



# Algorithms Drive Automation

Topics touched on in 6775



## Key Algorithms in EDA

[source: Andreas Kuehlmann, Synopsys Inc.]

# Course Organization

- ▶ Refer to [syllabus](#) for course organization details

## Course Syllabus

ECE 6775 High-Level Digital Design Automation  
Fall 2023, Tuesday and Thursday 08:40-09:55am, Phillips 403

---

### 1. Course Information

**Lectures:** TuTh 08:40-09:55am, 403 Phillips Hall  
**Website:** <http://www.csl.cornell.edu/courses/ece6775>  
**CMS:** <https://cmsx.cs.cornell.edu>  
**Ed:** <https://edstem.org/us/courses/42268>

**Instructor:** Zhiru Zhang, [zhiruz@cornell.edu](mailto:zhiruz@cornell.edu)  
**Office Hours:** Thursday 4:30-5:30pm, Online  
**Staff Email:** [ece6775-staff@csl.cornell.edu](mailto:ece6775-staff@csl.cornell.edu)

### Course Texts:

- Lecture slides/notes on course website
- R. Kastner, J. Matai, and S. Neuendorffer, *Parallel Programming for FPGAs*, arXiv, 2018.
- G. De Micheli, *Synthesis and Optimization of Digital Circuits*, McGraw-Hill, 1994.

### Supplementary Materials:

- S. Dasgupta, C.H. Papadimitriou, and U.V. Vazirani, *Algorithms*, McGraw-Hill, 2007.  
[link to online draft]
- Additional reference papers will be posted as a course reader.

# Course Roadmap

- ▶ Lecture and paper discussion sessions
  - **Background**
    - Introduction
    - Hardware specialization
    - Algorithm basics
  - **High-level synthesis**
    - C-based synthesis for FPGAs
    - Front-end compilation
    - Scheduling
    - Resource sharing
    - Pipelining
  - **More advanced topics**
    - Deep learning acceleration
    - Domain-specific programming

# Preferred Background

- ▶ Working knowledge of the following at undergraduate level
  - C/C++
  - Digital logic and basic computer architecture concepts (e.g., adders, clock, registers, pipelining)
  
- ▶ Experiences with the following would increase appreciation & productivity
  - Algorithms and data structures
  - RTL design for FPGA or ASIC

# Learning Outcomes: The Tangibles

- ▶ High-level digital **design** methodologies
  - *Design above register transfer level (RTL)*
  - Building realistic accelerators with C-based design flow
- ▶ High-level **design automation** algorithms
  - Fundamentals of *high-level synthesis (HLS)*
    - e.g., scheduling, resource sharing, pipelining
  - Useful *combinatorial optimization* techniques
    - e.g., graph algorithms, dynamic programming, greedy algorithms, integer linear programming

# Learning Outcomes: The Intangibles

- ▶ Develop a principled approach to analyzing accelerator design process and essential design factors (e.g., parallelism, resources, precision)
- ▶ Gain comprehensive insights into accelerator design from the perspective of an HLS compiler

Achieve these objectives through a blend of theoretical foundation and practical implementation

# NOT Our Goals

- ▶ Teach you the design of microprocessors
- ▶ Cover the whole breadth of EDA
- ▶ Write RTL code
- ▶ Make you an expert FPGA programmer

# Assignments

- ▶ Two problem sets (8%)
- ▶ Four lab assignments (22%)
  - Design & programming assignments leveraging high-level synthesis tools and software compilers
  - Experiments to be conducted on **ecelinux** servers
    - % ssh -X <netid>@ecelinux-01.ece.cornell.edu
    - Necessary tools will be installed in common directories



# Quizzes and Paper Readings

- ▶ Quizzes (6%)
  - You will need to answer pop quiz questions in most lectures (using itempool)
  - TWO lowest scores will be dropped
  
- ▶ Paper Readings (5%)
  - Two reading sessions
  - You are expected to read the paper or book chapter before the lecture, answer quiz questions, and participate in discussions
  - Reading assignment will be announced at least one week in advance



# Exam

- ▶ In-class midterm (20%)
  - Open notes & open book
  - When: Thursday October 19th
  - No sit-down final

# Final Project – 35%

- ▶ In-depth exploration of a research topic
  - (1) Designing new application-specific accelerators with HLS; OR
  - (2) Devising new automation algorithms/tools
  - 3-4 students / team, depending on class size
  
- ▶ Timeline
  - Proposal due after midterm
  - Weekly meeting with the instructor to track progress
  - Demo before the final week
  - Final report due by the final exam date


# High-Level Synthesis Tool



Tutorial on AMD Xilinx Vivado HLS (v2019.2), Tuesday 9/5



# Local Cluster of Embedded FPGAs

- ▶ For labs and project, we will use Zynq-based FPGA development boards (ZedBoard, Ultra96v2)
  - FPGA + Dual-core ARM
  - Boot Linux



# Datacenter FPGA Platforms

- ▶ For the final project, students can also choose to explore datacenter FPGA platforms such as AMD Xilinx Alveo U280 and AWS F1 cloud instances



# Takeaway Points

- ▶ End of Dennard scaling leads to increasing **hardware specialization** to sustain improvement in performance and energy efficiency
- ▶ Increasing specialization and continued exponential growth in silicon capacity demands higher level of **design abstraction**
- ▶ HLS is a promising next step for EDA, which is fueled by sophisticated and yet scalable **algorithms**

# Before Next Lecture

- ▶ Action items
  - Check out the course website
  - **Read through the course syllabus**
  - **Verify your login on ecelinux**
    - `ssh -X <netid>@ecelinux.ece.cornell.edu`



# Acknowledgements

- ▶ These slides contain/adapt materials developed by
  - Prof. Jason Cong (UCLA)
  - Prof. David Z. Pan (UT Austin)