ECE 6775 High-Level Digital Design Automation Fall 2024

Course Overview

Zhiru Zhang
School of Electrical and Computer Engineering





Agenda

Important logistics


Course motivation

More course organization


Class Resources

- Course website
 - https://www.csl.cornell.edu/courses/ece6775
 - Lectures slides, handouts, and other readings
- Ed Discussion
 - Announcements and Q&A
- CMSX: course management system
 - Assignments and grades
 - Electronic submissions required

Course Texts



e-book available online



Get 1st edition

Overhead slides

available online



Selected papers & software manuals

Seeking Help After Class

- Ed Discussion
 - Questions on lectures, assignments, projects, etc.
 - Monitored by course staff
- Instructor office hours (online)
 - Thursday 4:30-5:30pm, Zoom link posted on Ed
- Email instructor for personal issues/appointment
- PhD TAs:
 - Yixiao Du (yd383), Head TA
 - Andrew Butt (atb78), part-time

Grading Scheme

- Class participation (4%)
 - Asking & answering questions during lectures
 - Contributing to discussions on Ed
- Paper readings (5%)
- Quizzes (6%)
- Midterm exam (20%)
- Assignments (30%)
- Final project (35%)

What this Course is About

Hardware/Software Co-Design


- Specify applications/algorithms in software programs
- Synthesize software descriptions into special-purpose hardware components, namely, accelerators
 - Perform manual source-level code optimizations
 - Utilize automatic compilation & synthesis optimizations
 - Explore performance-cost trade-offs
- Realize the synthesized accelerators on FPGAs

This Course Dives into EDA

Electronic Design Automation

- A general methodology for refining a high-level description down to a detailed physical implementation for designs ranging from
 - integrated circuits (including system-on-chips),
 - printed circuit boards (PCBs),
 - and electronic systems
- Modeling, synthesis, and verification at every level of abstraction

Significance of EDA



Patrick Gelsinger, Desmond Kirkpatrick, Avinoam Kolodny, and Gadi Singer. "Such a CAD!" *IEEE Solid-State Circuits Magazine*, 2010.

TABLE 1. INTEL PROCESSORS, 1971–1993.				
PROCESSOR	INTRO DATE	PROCESS	TRANSISTORS	FREQUENCY
4004	1971	$10~\mu\mathrm{m}$	2,300	108 KHz
8080	1974	$6~\mu \mathrm{m}$	6,000	2 MHz
8086	1978	$3~\mu \mathrm{m}$	29,000	10 MHz
80286	1982	1.5 μm	134,000	12 MHz
80386	1985	1.5 μm	275,000	16 MHz
Intel 486 DX	1989	1 μ m	1.2 M	33 MHz
Pentium	1993	$0.8~\mu\mathrm{m}$	3.1 M	60 MHz



This incredible growth rate could not be achieved by hiring an exponentially growing number of design engineers. It was fulfilled by adopting new design methodologies and by introducing innovative design automation software at every processor generation.

E-D-A: My Other Interpretation


Exponential

in complexity (or Extreme scale)


Diverse

increasing system heterogeneity multi-disciplinary

Algorithmic intrinsically computational




Exponential: Moore's Law




Data partially collected by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond


Era of Billion-Transistor Chips




Apple A16 ~16B transistors



Apple M2 Pro ~40B transistors




Intel Sapphire Rapids (quad-chip module) ~48B transistors



AMD EPYC Bergamo (9-chip module) ~82B transistors




AMD (Xilinx) Versal Premium ~92B transistors




NVIDIA Blackwell B200 Grace Hopper Superchip ~208B transistors

End of Dennard Scaling: Power Becomes the Limiting Factor



Data partially collected by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond

Power-Constrained Modern Computers



To increase performance (Ops/sec) in a power-constrained regime, energy per operation must decrease—in other words, **energy efficiency** (Ops/Joule) **needs to improve!**

Inefficiency of General-Purpose Computing


- Typical energy overhead (or "tax") for every 10pJ arithmetic operations
 - 70pJ on instruction supply
 - 47pJ on data supply

Also, only 59% of the instructions are arithmetic



Arithmetic

- Clock and control
- Data supply
- Instruction supply




[source: Dally et al. Efficient Embedded Computing, IEEE'08]

Advance of Civilization


- For humans, Moore's Law scaling of the brain has ended a long time ago
 - Number of neurons and their firing rate did not change significantly


Remarkable advancement of civilization via



Diverse: Era of Hardware Heterogeneity








Special-purpose accelerators are increasingly used to improve performance & energy efficiency both in datacenters and at the edge

Hardware Specialization in Mobile Chips

System on chip (SoC)





Apple 12 (iPhone X)

- Modern SoCs integrate a rich set of special-purpose accelerators
 - Speed up critical tasks
 - Reduce power consumption and cost
 - Increase energy efficiency

Hardware Specialization in Datacenters


Application- and domain-specific accelerators are being deployed for a rich mix of compute-intensive applications in cloud datacenters





Hardware Specialization in Datacenters

Application- and domain-specific accelerators are being deployed for a rich mix of compute-intensive applications in cloud datacenters




Microsoft Cloud FPGA Platforms

Increasing Specialization Demands (Even) Higher
Design Productivity


Can custom hardware evolve

fast enough to keep up?

Target of specialization is moving rapidly




Number of machine learning papers published on arXiv has outpaced Moore's Law [Dean et al., IEEE Micro 2018]



The design productivity gap

[Source: Workshops on Extreme Scale Design Automation: Challenges and Opportunities for 2025 and Beyond]

Evolution of Design Abstraction




[source: Kurt Keutzer, UCB]

Motivation for High-Level Synthesis (HLS)

```
module dut(rst, clk, q);
 input rst;
                                           uint8 dut() {
 input clk;
                                            static uint8 c;
 output q;
                                            C+=1;
                               VS.
reg [7:0] c;
 always @ (posedge clk)
 begin
                                                      Automated
  if (rst == 1b'1) begin
                                                      with HLS
   c <= 8'b00000000;
 end
 else begin
                                           rst
  c <= c + 1;
 end
 assign q = c;
endmodule
     RTL Verilog
                                            An 8-bit counter
```

Algorithms Drive Automation

Topics touched on in 6775



Key Algorithms in EDA

[source: Andreas Kuehlmann, Synopsys Inc.]

Course Organization

Refer to <u>syllabus</u> for course organization details

Course Syllabus

ECE 6775 High-Level Digital Design Automation

Fall 2024, Tuesday and Thursday 11:40am-12:55pm, Phillips 407

1. Course Information

Lectures: TuTh 11:40am-12:55pm, 407 Phillips Hall

Website: http://www.csl.cornell.edu/courses/ece6775

CMS: https://cmsx.cs.cornell.edu

Ed: https://edstem.org/us/courses/62024

Instructor:Zhiru Zhang, zhiruz@cornell.eduOffice Hours:Thursday 4:30-5:30pm, Online

Course Texts:

- Lecture slides/notes on course website
- o R. Kastner, J. Matai, and S. Neuendorffer, Parallel Programming for FPGAs, arXiv, 2018.
- o G. De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill, 1994.

Supplementary Materials:

- ∘ S. Dasgupta, C.H. Papadimitriou, and U.V. Vazirani, Algorithms, McGraw-Hill, 2007. [link to online draft]
- o Additional reference papers will be posted as a course reader.

2. Course Description and Objectives

Targeted specialization of functionality in hardware has become arguably the best means to achieving improved compute performance and energy efficiency for a plethora of emerging applications. Unfortunately, it is a very unproductive practice to design and implement special-purpose accelerators using the conventional register transfer level (RTL) methodology. For this reason, both academia and industry are seeing an increasing use of high-level synthesis (HLS) to automatically generate hardware accelerators from software programs.

Course Roadmap

- Lectures and paper* discussions
 - Background
 - Introduction
 - Hardware specialization
 - Algorithm basics
 - FPGA*
 - High-level synthesis (HLS)
 - C-based HLS
 - Front-end compilation
 - Scheduling
 - Resource sharing
 - Pipelining

Advanced topics

- Deep learning acceleration*
- Domain-specific programming*

Preferred Background

- Working knowledge of the following at undergraduate level
 - C/C++
 - Digital logic and basic computer architecture concepts (e.g., adders, clock, registers, pipelining)
- Experiences with the following would increase appreciation & productivity
 - Algorithms and data structures
 - RTL design for FPGA or ASIC

A Quick Poll



http://pollev.com/ece6775

Sign in or register using your Cornell email (NetID@cornell.edu)

Don't respond as a guest, or your answer won't be graded

Learning Outcomes: The Tangibles

- High-level digital design methodologies
 - Design realistic accelerators above RTL using HLS design flow
 - Optimize accelerator performance using both manual source-level transformations and automatic HLS compiler optimizations
- High-level design automation algorithms
 - Fundamental compilation & synthesis techniques in HLS
 - e.g., SSA, scheduling, pipelining, resource sharing
 - Useful combinatorial optimization algorithms
 - e.g., graph algorithms, dynamic programming, greedy algorithms, integer linear programming

Learning Outcomes: The Intangibles

- Develop a principled approach to analyzing accelerator design process and essential design factors (e.g., parallelism, resources, precision)
- Gain comprehensive insights into accelerator design from the perspective of an HLS compiler

We aim to achieve these objectives through a balanced mix of theoretical foundations (lectures & homework) and practical applications (labs & project)

NOT Our Goals

- Teach you the design of microprocessors
- Cover the whole breadth of EDA
- Write RTL code
 - but this course will still improve your hardware design skills
- Make you an expert FPGA programmer
 - we use FPGA as a platform to prototype the accelerators

Assignments

- Two problem sets (8%)
- Four lab assignments (22%)
 - Design & programming assignments leveraging highlevel synthesis tools and software compilers
 - Experiments to be conducted on ecelinux servers
 - % ssh -X <netid>@ecelinux-01.ece.cornell.edu
 - Necessary tools will be installed in common directories

Quizzes and Paper Readings

- Quizzes (6%)
 - You will need to answer pop quiz questions in most lectures
 - TWO lowest scores will be dropped
- Paper Readings (5%)
 - Two reading sessions
 - You are expected to read the paper or book chapter before the lecture, answer (more) quiz questions, and participate in discussions
 - Reading assignment will be announced at least one week in advance

Exam

- ► In-class midterm (20%)
 - Open notes & open book
 - When: Thursday October 17th
 - No sit-down final


Final Project – 35%

- In-depth exploration of a research topic
 - (1) Designing new application-specific accelerators with HLS; <u>OR</u>
 - (2) Devising new automation algorithms/tools
 - 3-4 students / team, depending on class size

Timeline

- Proposal due after midterm
- Weekly meeting with the instructor to track progress
- Demo before the final week
- Final report due by the final exam date

High-Level Synthesis Tool



Tutorial on AMD Xilinx **Vivado HLS** v2019.2, Tuesday 9/10 (we will be using the command-line interface in this course)


Local Cluster of Embedded FPGAs

- For labs and project, we will use Zynq-based FPGA development boards (ZedBoard)
 - An FPGA SoC with a dual-core
 ARM CPU, which boots Linux



Datacenter FPGA Platforms

 For the final project, students can also choose to explore datacenter FPGA platforms such as AMD Xilinx Alveo U280 and AWS F1 cloud instances



Takeaway Points

- End of Dennard scaling leads to increasing hardware specialization to sustain improvement in performance and energy efficiency
- Increasing specialization and continued exponential growth in silicon capacity demands higher level of design abstraction
- HLS is a promising next step for EDA, which is fueled by sophisticated and yet scalable algorithms

Before Next Lecture

- Action items
 - Check out the course website
 - Read through the course syllabus
 - Verify your login on ecelinux
 - ssh -X <netid>@ecelinux-01.ece.cornell.edu

Acknowledgements

- These slides contain/adapt materials developed by
 - Prof. Jason Cong (UCLA)
 - Prof. David Z. Pan (UT Austin)