

# ECE 5745 Complex Digital ASIC Design


## Practice Problem

<http://www.csl.cornell.edu/courses/ece5745>  
School of Electrical and Computer Engineering  
Cornell University


revision: 2021-03-28-22-07

### Problem 1. Initial Mesh Network Analysis

In this problem, we will be analyzing two different mesh network topologies suitable for use in an on-chip processor-to-memory network. The figure below illustrates how the two topologies are integrated into a tiled chip-multiprocessor which contains a total of 64 tiles. Each tile contains a processor, private L1 caches, and a bank of the L2 unified cache which is shared across all processors. The private L1 caches send memory read/write requests (i.e., for refills, evictions, and cache coherence) to a specific L2 cache bank somewhere on the chip, and the L2 cache banks send back memory read/write responses. We can assume the global address space is cache-line interleaved across the L2 cache banks. *To simplify our analysis we will only consider the memory request network, and we will ignore the memory response network.* For the memory request network, the L1 instruction and data caches share an input terminal into the network; each L2 cache banks serves as an output terminal from the network.



*mesh8x8*



*cmesh4x4*

Each tile is  $2 \times 2$  mm, so the overall chip size is about  $16 \times 16$  mm or  $256 \text{ mm}^2$ . We will assume that the processors and caches can run at 500 MHz, and that we will pipeline the routers and the channels so that neither creates a critical path and limits the cycle time. For all problems, assume that the packet length is also 128 bits. For all problems, you can ignore the latency of the channels from the input terminals (i.e., the L1 caches) to the first router, and you can also ignore the channels from the last router to the output terminal (i.e., the L2 cache banks). For this problem, assume that in both topologies it takes one cycle for a packet to traverse the edge of one tile (i.e., 2 mm). For both topologies assume dimension-ordered routing (which happens to also achieve the ideal throughput).

The *mesh8x8* topology is a 2-dimensional 8-ary mesh topology where 64 routers are arranged in an eight-by-eight grid. There is one input/output terminal pair per router, and thus each router has five input ports and five output ports. Assume that the five-port routers have a two-cycle latency: one cycle for route computation and switch arbitration, and one cycle for switch traversal. For this topology the bandwidth of each channel is 64 bits, and the latency of each channel is one cycle. The *cmesh4x4* topology is a concentrated 2-dimensional 4-ary mesh topology where 16 routers are arranged in a four-by-four grid. There are four input/output terminal pairs per router, and thus

each router has eight input ports and eight output ports. Assume that the eight-port routers have a three-cycle latency: one cycle for route computation and switch arbitration, and two cycles for switch traversal due to the larger number of ports. For this topology the bandwidth of each channel is 128 bits, and the latency of each channel is two cycles.

### Part 1.A Mesh Network Ideal Throughput

**Calculate the ideal terminal throughput for both mesh topologies assuming uniform random traffic.** As always, you should assume perfect routing and perfect flow control. **Qualitatively explain why your results make intuitive sense.**

Recall that under uniform random traffic half the traffic from each input terminal will cross the bisection assuming ideal routing. In other words, the max channel load is  $\gamma_{max} = N/2B_C$  where  $N$  is the number of terminals and  $B_C$  is the number of bisection channels. Also recall that the ideal terminal throughput assuming uniform random traffic is just  $\Theta_{ideal} = b/\gamma_{max}$  where  $b$  is the channel bandwidth.

For the *mesh8x8* topology,  $N$  is 64 and  $B_C$  is 16 so the max channel load is 2. The channel bandwidth ( $b$ ) is 64 bits/cycle, so the ideal terminal throughput is  $b/\gamma_{max} = 64/2 = 32$  bits/cycle.

For the *cmesh4x4* topology,  $N$  is 64 and  $B_C$  is 8 so the max channel load is 4. The channel bandwidth ( $b$ ) is 128 bits/cycle, so the ideal terminal throughput is  $b/\gamma_{max} = 128/4 = 32$  bits/cycle.

So the *cmesh4x4* topology has half the number of bisection channels but twice the channel bandwidth compared to the *mesh8x8* topology. This means both topologies have the same bisection bandwidth and the same ideal terminal throughput under uniform random traffic. One might argue that this makes comparing these two topologies a fair comparison.

### Part 1.B Mesh Network Zero-Load Latency

**Calculate the average zero-load latency in cycles for both mesh topologies assuming uniform random traffic.** Remember that we are completely ignoring the channels from the input/output terminals to the first/last routers. **Qualitatively explain why your results make intuitive sense.**

Recall that the zero-load latency is defined as follows:

$$t_0 = H_r \times t_r + H_c \times t_c + (L/b)$$

With the following definitions:

- $H_r$  : Average number of router hops assuming uniform random traffic
- $t_r$  : Average per-hop router latency in cycles assuming uniform random traffic
- $H_c$  : Average number of channel hops assuming uniform random traffic
- $t_c$  : Average per-hop channel latency in cycles assuming uniform random traffic
- $L/b$  : Serialization latency in cycles,  $L$  = msg length,  $b$  = channel bandwidth in bits/cycle

The per-hop router and channel latencies are given in the problem. We need to calculate  $H_r$  and  $H_c$ . Since we know  $H_c = H_r - 1$ , we can just focus on calculating  $H_r$ . Here is a simple Python script that calculates  $H_r$  for both the *mesh8x8* and *cmesh4x4* topologies.

```
def calc_avg_hops_per_src( size, src_x, src_y ):
    sum = 0
    for x in xrange(size):
        for y in xrange(size):
```

```

    sum += abs(x-src_x) + abs(y-src_y) + 1
    return sum/(size*size*1.0)

def calc_avg_hops( size ):
    sum = 0
    for x in xrange(size):
        for y in xrange(size):
            sum += calc_avg_hops_per_src( size, x, y )

    return sum/(size*size*1.0)

print "H_r for mesh8x8 =", calc_avg_hops(8)
print "H_r for cmesh8x8 =", calc_avg_hops(4)

```

The `calc_avg_hops_per_src` function calculates the average number of router hops from a given router to every other router (including itself). The `calc_avg_hops` function calls `calc_avg_hops_per_src` for every router. Both functions are parameterized by the number of routers. Using this script we find that  $H_r$  is 6.25 for the *mesh8x8* topology, and  $H_r$  is 3.5 for the *cmesh4x4* topology. Therefore, for the *mesh8x8* topology, the zero-load latency is:

$$t_0 = H_r \times t_r + H_c \times t_c + (L/b) = 6.25 \times 2 + 5.25 \times 1 + 128/64 = 19.75 \text{ cycles}$$

For the *cmesh4x4* topology, the zero-load latency is:

$$t_0 = H_r \times t_r + H_c \times t_c + (L/b) = 3.5 \times 3 + 2.5 \times 2 + 128/128 = 16.5 \text{ cycles}$$

The zero-load latency of the *cmesh4x4* topology is slightly lower than the zero-load latency of the *mesh8x8* topology for two reasons: (1) the *cmesh4x4* has lower serializer latency, and (2) the increased router/channel latencies are outweighed by the much lower router/channel hop counts.

### Part 1.C Mesh Network Energy and Area

#### Qualitatively compare and contrast the energy and area of both mesh topologies.

In terms of area, we must consider both the channel and router area. The total cumulative length of all of wires used in the channels will actually be the same across both topologies. Again, the *cmesh4x4* topology has half as many channels compared to the *mesh8x8* topology, but these channels are twice as wide. The *cmesh4x4* channels are twice as long, but we still need the same amount of metal wires in the *mesh8x8* topology. There might be a small difference in the number of channel pipeline registers between the two topologies. The *cmesh4x4* topology has 16 routers compared to 64 routers in the *mesh8x8* topology, but it is difficult to say how the router area scales with radix. It could scale quadratically with radix because of the router cross-bar, but then again there is additional area consumed in buffers which likely scales linearly with radix. Leveraging multiple metal layers in the cross-bar can also impact the scaling. Also note that the total chip area is  $256 \text{ mm}^2$  which is quite large. We might expect that the area of either network is a small percentage of the overall chip area, especially if we can route the channels over other logic in the tile.

In terms of energy, we need to consider the amount of work required to route a packet through each topology. If we consider a single channel, then sending a packet across the longer channels in the *cmesh4x4* topology will take more energy compared to sending a packet across the shorter channels in the *mesh8x8*. Note that the channel bitwidth does not matter here; the number of

bits in the packet is the same across both topologies. However, the total energy spent in the channels to send a packet from one terminal to another will likely be very similar across both topologies; each channel is longer in the *cmesh4x4* topology, but a packet travels across fewer of these channels. Another way to view this, is that both networks basically send a packet across the (roughly) minimal Manhattan distance. The router energy will definitely be different; a higher radix router will certainly require more energy than a lower radix router. However, as with the area comparison it is difficult to draw any concrete conclusions. In the *cmesh4x4* topology, each packet must use more energy to travel through each high-radix router, but the packet goes through fewer routers overall.


From this discussion, it should be clear that it is actually quite difficult to draw any compelling qualitative conclusions about area or energy from this architecture-level analysis. In the remainder of this problem set, we will attempt to use first-order circuit-level analysis to challenge some of our initial assumptions on router/channel latencies and to craft a more compelling area/energy comparison between the two topologies.

## Problem 2. Network Router Crossbar Design

In this problem, you will be exploring the cycle-time, energy, and area of a crossbar suitable for use in mesh networks discussed in the first problem. The crossbar has the same number of input and output ports, and each port can support a certain number of bits per cycle. The number of ports is also called the crossbar's radix ( $r$ ) and the number of bits per cycle is also called the channel bandwidth ( $b$ ). Assume that we can send one bit per wire per cycle, so  $b$  is also the number of wires per port. For the purposes of this problem you can ignore the impact the crossbar control signals have on cycle-time, energy, and area; you will be focusing on the datapath portion of the crossbar. The crossbar microarchitecture is shown below.

Notice that the input ports and output ports are registered, so we have allocated a single cycle to traverse the crossbar. This is a "cross-point crossbar" which uses tri-states in the middle of the crossbar to control which input port can write which output port. You should assume that the first and last inverters in the pipeline stage are minimum sized. *You should assume that the tri-states are sized such that they still have the same drive strength as the canonical minimum-sized inverter.* The tri-states are implemented with a single stage of static CMOS logic (i.e., they do not use transmission gates). Just to be super clear, you do not need to do any optimal sizing on the tri-states; just size the tri-states such that they have the same drive-strength as the canonical minimum-sized inverter. This means the only gate which needs to be sized is the crossbar driver (shown in gray).

You should assume that the vertical wires are on metal layer 3 and the horizontal wires are on metal layer 4. All wires are spaced at minimum pitch. The tri-states are hidden underneath the crossbar wiring, even though for clarity in the diagram this appears not to be the case. The wires are short enough that you can ignore wire resistance, but you must factor in the wire capacitance in the crossbar wiring. See Appendix A for technology parameter assumptions for this problem.



### Part 2.A Crossbar Cycle-Time

Derive the cycle time for the crossbar traversal stage as a function of  $r$  and  $b$  in units of  $\tau$ . The cycle time should include the clock-to-q propagation time for the registers at the beginning of the stage, the worst case path through the crossbar, and the setup time for the registers at the end of the stage. You should optimally size the crossbar driver to minimize delay. You must factor in the capacitance of the crossbar wiring, but you can ignore the resistance of this wiring. Calculate the cycle time in picoseconds for two scenarios:  $r = 5, b = 64$  and  $r = 8, b = 128$ . You must show your work.

### Part 2.B Crossbar Energy

Derive the worst-case energy for a single phit to go through the crossbar traversal stage as a function of  $r$  and  $b$  in units of Joules. A phit is  $b$ -bits of data going from an input port to the destination output port. To simplify our analysis, just calculate the energy for the worst-case path for a single bit assuming an activity factor of one and multiply by the number of bits in a phit. Calculate the worst-case energy for a single phit in Joules for two scenarios:  $r = 5, b = 64$  and  $r = 8, b = 128$ . You must show your work.

### Part 2.C Crossbar Area

Derive the area for the crossbar traversal stage as a function of  $r$  and  $b$  in units of square micron. Assume that the area of the crossbar is dominated by the crossbar wiring, so you can ignore the area of the pipeline registers, minimum sized inverters, and crossbar driver. You can also assume that the tri-


states are hidden beneath the crossbar wiring, so that the crossbar wiring area is just a function of the number of wires and the wire pitch. Calculate the area in square micron for two scenarios:  $r = 5, b = 64$  and  $r = 8, b = 128$ . You must show your work.

### Problem 3. Network Channel Design

In this problem, you will be exploring the cycle-time, energy, and area of a channel suitable for use in mesh networks discussed in the first problem. Each channel has  $b$  wires and includes  $n$  non-inverting repeaters. The channel microarchitecture is shown below.

Notice that the input and output of the channel are registered, so we have allocated a single cycle to traverse the channel. Also notice that we always use a single minimum sized inverter as the final receiver in the channel. This means the channel as a whole is inverting, but we can easily compensate for this by using the complemented output of the final register. The first inverter in each non-inverting repeater is always minimum size.

Each segment of the channel is always 0.5mm long. You can assume that the total length of the channel is always a multiple of 0.5mm (i.e., there will always be an integer number of segments in the channel). You should assume that the channel is implemented on a combination of wires on metal layer 3 and 4 (depending on the channel's orientation and whether there are any turns in the channel). All wires are spaced at minimum pitch. The non-inverting repeaters are hidden underneath the channel wiring, even though for clarity in the diagram this appears not to be the case. The wires are long enough that you cannot ignore wire resistance; you must factor in both the wire resistance and capacitance in the channel wiring. See Appendix A for technology parameter assumptions for this problem.



#### Part 3.A Channel Cycle-Time

Derive the cycle time for the channel traversal stage in units of  $\tau$  as a function of the number of segments  $n$ . The cycle time should include the clock-to-q propagation time for the input registers, the delay through the repeaters, the wire delay, and the setup time for the output registers. You should optimally size the second inverter of each non-inverting repeater. Remember that the first inverter of each non-inverting repeater is always minimum size. **Set the cycle time to be 2 ns (or equivalently  $1/500 \text{ MHz} \times 0.135 \tau/\text{ps} = 270 \tau$ ) and determine the longest channel (i.e., the number of segments) that can still meet this timing constraint.** Round this length down so we can use an integer number of segments. This is essentially how far we can go in a cycle when running at 500 MHz. You must show your work.

### Part 3.B Channel Energy

Derive the worst-case energy in units of Joules for a single phit to traverse a channel as a function of  $n$  and  $b$ . A phit is  $b$ -bits of data going from the input to the output of the channel. Assume an activity factor of one. Calculate the energy for the following two scenarios:  $n = 4, b = 64$  and  $n = 8, b = 128$ . You must show your work.

### Part 3.C Channel Area

Derive the area for the channel in units of square micron as a function of  $b$  and  $n$ . Assume that the area of the channel is dominated by the channel wiring, so you can ignore the area of the pipeline registers and repeaters (i.e., the repeaters are hidden between the channel wiring). Calculate the area for  $n = 4$  and  $b = 64$ . You must show your work.

## Problem 4. Final Mesh Network Analysis

In Problem 1, we were able to apply what we learned in ECE 4750 to quantitatively analyze the ideal terminal throughput and zero-load latency in cycles. However, we had to make several assumptions about the cycle time in order to analyze the latency (e.g., an eight-port router requires two cycles for switch traversal). We were only able to qualitatively compare and contrast the energy and area of both mesh topologies. In this problem, you will apply your results from Problems 2 and 3 to revisit our initial assumptions when calculating the zero-load latency and quantitatively estimate the energy and area.

### Part 4.A Mesh Network Zero-Load Latency

We begin by revisiting the assumptions we made about the cycle-time of each mesh network topology in order to more accurately compare the zero-load latency of the two topologies. Remember that the processors and caches can run at 500 MHz, and that we will pipeline the routers and the channels so that they do not create a critical path and limit the cycle time. In Problem 1, we made the following assumptions. Five-port routers have a two-cycle latency: one cycle for route computation and switch arbitration, and one cycle for switch traversal. Eight-port routers have a three-cycle latency: one cycle for route computation and switch arbitration, and two cycles for switch traversal due to the larger number of ports. In both topologies it takes one cycle for a phit to traverse the edge of one tile (i.e., 2 mm). **Revisit each of these assumptions using your results from Problems 2 and 3.** Assume we have done circuit-level analysis to estimate that the route computation and switch arbitration logic in each router, and this logic is estimated to take approximately 750 ps regardless of the number of input ports. You can pack route computation, switch arbitration, and switch traversal into a single cycle as long as all three steps fit within the target cycle time for 500 MHz, otherwise you will need to distribute these steps over two or more cycles. Assume that the minimum latency of the router is one full cycle, and the minimum latency of any channel is also one full cycle.

**Recalculate the average zero-load latency in cycles for both mesh topologies assuming uniform random traffic.** Remember that we are completely ignoring the channels from the input/output terminals to the first/last routers. **Qualitatively explain how your new results differ from your initial estimates in Problem 1.**

**Part 4.B Mesh Network Energy**

**Calculate the worst-case energy for a single packet to travel from the tile in the upper-left corner to the lower-left corner for both topologies.** Note that this is for a full packet, not a phit. So since the *mesh8x8* topology requires two phits per packet you will need to carefully take this into account.

**Part 4.C Mesh Network Area**

**Calculate the area for the on-chip network for both topologies.** Assume a floorplan as shown in the figure in Problem 1 and assume the router area is dominated by the crossbar wiring. *Assume that the channels can be routed over the tiles, and so the channel area does not directly impact the overall network area!*

**Part 4.D Mesh Network Comparison**

**Given the analysis in the previous parts, make a compelling quantitative and qualitative argument for which of these two networks will be better in terms of zero-load latency, energy, and area.** If you would like, you can also revisit any of the assumptions we have made in this and the previous problems which you find questionable, and you can argue how changing these assumptions might impact your conclusions.

**Appendix A: Technology Parameters for 90 nm Process**

| Parameter     | Value               | Description  |
|---------------|---------------------|--|
| $\tau$        | 7.4 ps              | Delay unit ( $3RC$ )   |
| FO4 Delay     | 37 ps               | Fan-out-of-four delay ( $5\tau$ )                                      |
| $V_{dd}$      | 1 V                 | Nominal supply voltage   |
| $\mu_n/\mu_p$ | 2                   | Ratio of NMOS mobility to PMOS mobility                                |
| $C$           | 0.5 fF              | Gate capacitance for NMOS in canonical minimum sized inverter          |
| $R$           | 4.9 k $\Omega$      | Effective resistance for NMOS in canonical minimum sized inverter      |
| $S_w$         | 0.32 $\mu\text{m}$  | Minimum wire pitch for metal layers 1–4                                |
| $C_w$         | 0.4 $C/\mu\text{m}$ | Wire capacitance for metal layers 1–4 per micron                       |
| $R_w$         | 0.5 $R/\text{mm}$   | Effective resistance for metal layers 1–4 per millimeter               |
| $C_{in,ff}$   | $3C$                | Gate capacitance for data input of flip-flop                           |
| $C_{sw,ffr}$  | $25C$               | Switched capacitance for reading a flip-flop                           |
| $C_{sw,ffw}$  | $25C$               | Switched capacitance for writing a flip-flop                           |
| $t_{pcq}$     | $8\tau$             | Clock-to-q delay for flip-flop assuming driving minimum sized inverter |
| $t_{setup}$   | $10\tau$            | Setup time for flip-flop   |