Latch-Based Design

The first example illustrates how latch-based design can help when pipeline stages are significantly unbalanced. If we assume we can only place state elements between the combinational blocks labeled A, B, and C, then the clock period using flip-flop based design is 12 (regardless of whether we put the middle register between A and B or between B and C). As drawn in the example, the first stage requires significantly more time than the second stage. Using latch-based design allows the first stage to "borrow" time from the second stage, and ultimately results in a cycle time of 10. Notice all of the additional constraints which latch-based design introduces to ensure proper operation.

The second example illustrates how latch-based design can help mitigate clock uncertainty, even when the pipeline stages are balanced. In this example, the clock skew is 1 and the clock jitter is also 1 for a total clock uncertainty of 2. Clock skew refers to the uncertainty of when the clock arrives at two different state elements, while clock jitter refers to the uncertainty of the clock period for a single state element (i.e., time between when clock edges arrive at any given element). Latch-based design can help amortize clock skew uncertainty over several pipeline stages. In the example, you can see how the flip-flop based design requires an extra delay of 2 before the middle statement and the last state element. In the latch-based design, we only need to budget the timing uncertainty into the last state element assuming the data arrives at the latches in the middle of the transparent window. Also notice that we still need to budget for 2*t_J (twice the clock jitter). This is because in the worst case clock jitter is additive -- we need to budget 1 for the first cycle and 1 for the second click -- the total jitter over the two cycles might be up to 2. While loops can limit the effectiveness of latch-based design, clock jitter can also limit its benefit.

The third example illustrates how we can use useful clock skew instead of latch-based design to balance the pipeline stages from the first example. Notice how we purposefully delay the clock for the middle state element so that it samples the data later than in the original flip-flop based design. Essentially, useful clock skew also allows the first stage to borrow time from the second stage. Since we are still using flip-flops with "hard timing constraints", useful clock skew does not help mitigate clock skew uncertainty.

Our textbook also discusses time borrowing in Section 10.2.4 and the impact of clock skew in Section 10.2.5.





42-381 50 SHEETS EVE 42-382 100 SHEETS EVE 42-382 200 SHEETS EVE 42-389 200 SHEETS EVE

0

LATCH-DASES DESIGN

42-301 SO SHEETS EYE EASE" - 5 SOUARES 42-302 100 SHEETS EYE EASE" - 5 SOUARES 42-398 200 SHEETS EYE EASE" - 5 SOUARES 42-398 200 SHEETS EYE EASE" - 5 SOUARES

C

Re65950



$$t_{c} = MAX (+ p_{0,a} + t_{p_{0,b}} + t_{servp} - t_{USK}) + t_{v_{0,k}} + t_{p_{0,a}} + t_{p_{0,c}} + t_{servp}) = MAX (10, 10) = 10$$

CAN EVABLE TIME TOTOWING BUT DOES NOT HELP HIDE CLOCK SKEW UNCERTANTY. 3