



Activity

IMPLEMENT AN INVERTING 2 INPUT MULTIPLEXER



ASSUME BOTH S AND \bar{S} ARE AVAILABLE

$$\begin{aligned}
 f &= \overline{(S \cdot D1) + (\bar{S} \cdot D0)} \\
 PD &= (S \cdot D1) + (\bar{S} \cdot D0) \\
 PU &= \overline{(S \cdot D1) + (\bar{S} \cdot D0)} \\
 &= \overline{(S \cdot D1)} \cdot \overline{(\bar{S} \cdot D0)} \\
 &= (\bar{S} + \bar{D1}) \cdot (S + \bar{D0})
 \end{aligned}$$




SLIDE 21

$$\begin{aligned}
 \text{Circuit Output} &= \overline{(S + \bar{D1}) \cdot (\bar{S} + D0)} \\
 &= \overline{S \cdot (\bar{S} + D0) + \bar{D1} \cdot (\bar{S} + D0)} \\
 &= \overline{S \cdot \bar{S} + S \cdot D0 + \bar{D1} \cdot \bar{S} + \bar{D1} \cdot D0} \\
 &= \overline{S \cdot \bar{S} + D1 \cdot \bar{S} + D1 \cdot D0} \\
 &= \overline{(S \cdot \bar{S}) + (S \cdot D1)}
 \end{aligned}$$

Compare with previous work

IMPLEMENTATION 1

D_0	D_1	S	\bar{Y}	Y
0	0	0	0	1
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	1	0
1	0	1	0	1
1	1	0	1	0
1	1	1	1	0



$$Y = \bar{D}_0 \bar{D}_1 \bar{S} + \bar{D}_0 \bar{D}_1 S + \bar{D}_0 D_1 \bar{S} + D_0 \bar{D}_1 S$$

SUM OF MINTERMS

$$= \bar{D}_0 \bar{S} + \bar{D}_1 S + \bar{D}_0 \bar{D}_1$$

REDUNDANT K-MAP


$$= \bar{D}_0 \bar{S} + \bar{D}_1 S$$

$$= \overline{\bar{D}_0 \bar{S}} + \overline{\bar{D}_1 S}$$

$$= \overline{(\bar{D}_0 \bar{S})(\bar{D}_1 S)}$$

$$= (D_0 + S)(D_1 + \bar{S})$$


NEED EQUATION OF FORM $F = \text{something}$
 SINCE STATIC CMOS IS INVERTING
 DeMORGAN'S




FOLLOWS STATIC CMOS
 DUALITY RULES

IMPLEMENTATION 2

D_0	D_1	S	\bar{Y}
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1




$$\begin{aligned}
 \bar{Y} &= \bar{D}_0 D_1 S + D_0 \bar{D}_1 \bar{S} + D_0 D_1 \bar{S} + D_0 D_1 S \\
 &= D_0 \bar{S} + D_1 S + \underbrace{D_0 D_1}_{\text{REDUNDANT}} \quad \left. \begin{array}{l} \text{SUM OF MINTERMS} \\ \text{KMAP} \end{array} \right\} \\
 &= D_0 \bar{S} + D_1 S \\
 Y &= \overline{D_0 \bar{S} + D_1 S} \quad \left. \begin{array}{l} \text{really want to implement } Y \text{ NOT } \bar{Y} \end{array} \right\}
 \end{aligned}$$



Follows static CMOS
DUALITY RULES

IMPLEMENTATION 3


Mix pull-down from impl 1 w/ pull-up from impl 2



NOT DUALS of each other

IMPLEMENTATION 4


Mix pull-up from impl 1 w/ pull-down from impl 2





NOT DUALS of each other

IMPLEMENTATION 4 is essentially a TRI-STATE MUX impl

TRI-STATE BUFFER



TRI-STATE MUX impl



THIS IS
IMPL 4!



ACTIVITY

IMPLEMENT $F = ABC$ (3 INPUT AND GATE) USING PASS TRANSISTOR LOGIC.

PASS TRANSISTORS CAN ONLY "PASS" CAN ONLY RE A, B, C OR THEIR COMPLEMENT OR A CONSTANT ZERO. DON'T USE PASS TRANSISTORS TO "PASS" A CONSTANT VDD.

ENSURE THAT OUTPUT IS ALWAYS DRIVEN TO ϕ OR VDD AND IS NEVER FLOATING.

START WITH 2 INPUT AND GATE
START WITH 2 INPUT AND GATE



3 INPUT AND GATE

