

# ECE 4750 Computer Architecture Course Overview

**Anne Bracy** 

School of Electrical and Computer Engineering Cornell University

http://www.csl.cornell.edu/courses/ece4750





In its broadest definition, computer engineering is the development of the abstraction/implementation layers that allow us to execute information processing applications efficiently using available manufacturing technologies

Application Algorithm Programming Language Somputer Architecture Operating System Compiler Instruction Set Architecture Microarchitecture Register-Transfer Level Gate Level Circuits **Devices** Technology

— Sort an array of numbers 2,6,3,8,4,5 → 2,3,4,5,6,8

Application Algorithm Programming Language Somputer Architecture Operating System Compiler Instruction Set Architecture Microarchitecture Register-Transfer Level Gate Level Circuits Devices Technology

Sort an array of numbers

2,6,3,8,4,5 -> 2,3,4,5,6,8

#### Out-of-place selection sort algorithm

- Find minimum number in array
- 2. Move minimum number into output array
- 3. Repeat steps 1 and 2 until finished

#### Sort an array of numbers

2,6,3,8,4,5 - 2,3,4,5,6,8

#### Out-of-place selection sort algorithm

- 1. Find minimum number in array
- 2. Move minimum number into output array
- 3. Repeat steps 1 and 2 until finished

#### C implementation of selection sort

```
void sort( int* b, int* a, int n ) {
  for ( int idx, k = 0; k < n; k++ ) {
    int min = 100;
    for ( int i = 0; i < n; i++ ) {
      if ( a[i] < min ) {</pre>
        min = a[i];
        idx = i;
    b[k]
           = min:
    a[idx] = 100;
```

Application Algorithm Programming Language Somputer Architecture Operating System Compiler Instruction Set Architecture Microarchitecture Register-Transfer Level Gate Level Circuits **Devices** Technology

Mac OS X, Windows, Linux
Handles low-level hardware management







Application Algorithm Programming Language Somputer Architecture Operating System Compiler Instruction Set Architecture Microarchitecture Register-Transfer Level Gate Level Circuits Devices Technology

Mac OS X, Windows, Linux

Handles low-level hardware management







#### C Compiler

Transform programs into assembly

Application Algorithm Programming Language Somputer Architecture Operating System Compiler Instruction Set Architecture Microarchitecture Register-Transfer Level Gate Level Circuits Devices Technology

#### Mac OS X, Windows, Linux

Handles low-level hardware management







#### C Compiler

Transform programs into assembly

#### **RISC-V Instruction Set**

Instructions that machine executes

```
li r12, 1024
lw r2, 0(r12)
addi r13, r12,4
lw r3, 0(r13)
add r4, r2, r3
sw r4, 4(r13)
```

Application Algorithm Programming Language Somputer Architecture Operating System Compiler Instruction Set Architecture Microarchitecture Register-Transfer Level Gate Level Circuits **Devices** Technology

Silicon process technology




Application Algorithm Programming Language Somputer Architecture Operating System Compiler Instruction Set Architecture Microarchitecture Register-Transfer Level Gate Level Circuits **Devices** Technology

Transistors and wires

Silicon process technology





Application Algorithm Programming Language Somputer Architecture Operating System Boolean logic gates Compiler and functions Instruction Set Architecture Microarchitecture Register-Transfer Level Combining devices to do useful work Gate Level Circuits Transistors and wires Devices Technology Silicon process technology

Application How data flows Algorithm through system Programming Language Somputer Architecture Operating System Boolean logic gates Compiler and functions Instruction Set Architecture Microarchitecture Register-Transfer Level Combining devices to do useful work Gate Level Circuits Transistors and wires Devices Technology Silicon process technology

# **Application Requirements ⇔ Technology Constraints**

Application Algorithm Programming Language Somputer Architecture Operating System Compiler Instruction Set Architecture Microarchitecture Register-Transfer Level Gate Level Circuits Devices Technology

#### **Application Requirements**


- Provide motivation for building system
- SW/HW interface expressive yet productive

Computer architects provide feedback to guide application and technology research directions

# Technology Constraints

- Restrict what can be done efficiently
- New technologies make new arch possible

# **Application Requirements** ⇔ **Technology Constraints**



#### **Application Requirements**

- · Provide motivation for building system
- · SW/HW interface expressive yet productive

Computer architects provide feedback to guide application and technology research directions

# **Technology Constraints**

- Restrict what can be done efficientlyNew technologies make new arch possible

In its broadest definition, computer engineering is the development of the abstraction/implementation layers that allow us to execute information processing applications efficiently using available manufacturing technologies

Course Overview **FCF 4750** 3/39

### Computer Architecture in the ECE/CS Curriculum

Application Algorithm Programming Language Somputer Architecture Operating System Compiler Instruction Set Architecture Microarchitecture Register-Transfer Level Gate Level Circuits Devices Technology

CS 4410 Operating Systems CS 4420 Compilers

ECE 2400 Computer Systems Programming FCE 3140 Embedded Systems


ECE 4760 Design with Microcontrollers
ECE 4750 Computer Architecture

ECE 2300 Digital Logic & Computer Org ECE 4740 Digital VLSI Design

#### **Related Graduate Courses**

- ECE 5760 Advanced Microcontroller Design
- ECE 5750 Advanced Computer Architecture
- ECE 5745 Complex Digital ASIC Design
- ECE 5775 High-Level Design Automation


## Logic, State, and Interconnect



Digital logic basic building blocks

- Logic to process data
- State to store data
- Interconnect to move data

### **Processors, Memories, and Networks**



Computer architecture basic building blocks


- Processors for computation
- Memories for storage
- Networks for communication

# Activity #1: Sorting with a Sequential Processor

- Application: Sort 32 numbers
- Simulated Sequential Computing System
  - ▶ Processor: You!
  - Memory: Worksheet, read input data, write output data
  - Network: Passing/collecting the worksheets

#### Activity Steps

- 1. Discuss strategy with neighbors
- ▷ 2. When instructor starts timer, get numbers from board
- > 3. Sort 32 numbers as fast as possible, write on paper
- > 4. When completed write time on worksheet
- ▶ 5. Raise hand
- > 6. When everyone is finished, then analyze data



Application

Agenda

Algorithm PI

What is Computer Architecture?

OS

Trends: Single-Core Era

Compiler

Trends: Multicore-Core Fra

μArch

Trends: Accelerator Era

RTL

Computer Architecture Design


Gates Circuits

Devices

DOVIGOR

Technology

What is Comp Arch?



C. Batten, M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, K. Rupp & [Y. Shao, IEEE Micro'15] & [C. Leiserson, Science'20]

### **Energy and Power Constraints**



$$\mathsf{Power} = \frac{\mathsf{Energy}}{\mathsf{Second}} = \frac{\mathsf{Energy}}{\mathsf{Op}} \times \frac{\mathsf{Ops}}{\mathsf{Second}}$$

#### **Power**

Chip Packaging Chip Cooling System Noise Case Temperature Data-Center Air Conditioning

#### **Energy**

Battery Life Electricity Bill Mobile Device Weight

### **Energy and Power Constraints**




Power = 
$$\frac{\text{Energy}}{\text{Second}} = \frac{\text{Energy}}{\text{Op}} \times \frac{\text{Ops}}{\text{Second}}$$


#### Power

Chip Packaging
Chip Cooling
System Noise
Case Temperature
Data-Center Air
Conditioning


#### Energy

Battery Life Electricity Bill Mobile Device Weight







Adpated from O. Azizi et al. "Energy-Performance Tradeoffs ..." ISCA, 2010.




Adpated from O. Azizi et al. Energy-Feriormance fradeons ... 130A, 201




Adpated from O. Azizi et al. "Energy-Performance Tradeoffs ..." ISCA, 2010.



Adpated from O. Azizi et al. "Energy-Performance Tradeoffs ..." ISCA, 2010.




Aupated from O. Azizi et al. Energy-Feriormance fradeoits ... 150A, 20




Adpated from O. Azizi et al. Energy-renormance fradeons ... 130A, 201

What is Comp Arch?




C. Batten, M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, K. Rupp & [Y. Shao, IEEE Micro'15] & [C. Leiserson, Science'20]

What is Comp Arch?



C. Batten, M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, K. Rupp & [Y. Shao, IEEE Micro'15] & [C. Leiserson, Science'20]

What is Comp Arch?



C. Batten, M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, K. Rupp & [Y. Shao, IEEE Micro'15] & [C. Leiserson, Science'20]

Application

**Agenda** 

Algorithm

What is Comp Arch?

PL

OS

Compiler

ISA

μArch

RTL

Gates

Circuits

Devices

Technology

What is Computer Architecture?


Trends: Single-Core Era

Trends: Multicore-Core Era

Trends: Accelerator Era


Computer Architecture Design

What is Comp Arch?



C. Batten, M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, K. Rupp & [Y. Shao, IEEE Micro'15] & [C. Leiserson, Science'20]


What is Comp Arch?



C. Batten, M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, K. Rupp & [Y. Shao, IEEE Micro'15] & [C. Leiserson, Science'20]


Comp Arch Design

What is Comp Arch?




C. Batten, M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, K. Rupp & [Y. Shao, IEEE Micro'15] & [C. Leiserson, Science'20]

# **Energy and Performance of Multi-Core Processor**




Adpated from O. Azizi et al. "Energy-Performance Tradeoffs ..." ISCA, 2010.

# **Energy and Performance of Multi-Core Processor**




Adpated from O. Azizi et al. "Energy-Performance Tradeoffs ..." ISCA, 2010.

#### **Architectures in the Multi-Core Era**



#### Intel Sandy Bridge (2011)

- 1B trans, 3.5GHz, 32nm
- Four superscalar out-of-order cores
- Multi-level cache hierarchy
- Ring network



#### AMD Bulldozer (2011)

- 1.2B trans, 3.6GHz, 32nm
- Four "two-core" clusters
- Multi-level cache hierarchy
- Crossbar network

# Application Requirements → Technology Constraints in the Multi-Core Era

Application Algorithm Programming Language Somputer Architecture Operating System Compiler Instruction Set Architecture Microarchitecture Register-Transfer Level Gate Level Circuits Devices Technology

What is Comp Arch?

#### **Application Requirements**

 Multi-core processors require programmers to parallelize their software to take advantage of the multiple cores

Comp Arch Design

Computer architects address energy and power constraints by integrating multiple cores on a chip creating new software challenges

## Technology Constraints

 Energy and power constraints limit processor clock frequencies and the complexity of each core

# Activity #2: Sorting with a Parallel Processor

Application: Sort 32 numbers

#### Simulated Parallel Computing System

- ▶ Processor: Group of 2–8 students
- Memory: Worksheet, scratch paper
- Network: Communicating between students


# N M M N

#### Activity Steps

- 1. Discuss strategy with group
- ▷ 2. When instructor starts timer, get numbers from board
- 3. Sort 32 numbers as fast as possible
- > 4. When completed write time on worksheet
- > 5. Lead processor only raises hand
- > 6. When everyone is finished, then analyze data


# **Activity #2: Discussion**

What is Comp Arch?




### **Activity #2: Discussion**

What is Comp Arch?



Comp Arch Design


What is Comp Arch?



C. Batten, M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, K. Rupp & [Y. Shao, IEEE Micro'15] & [C. Leiserson, Science'20]

Comp Arch Design

What is Comp Arch?



C. Batten, M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, K. Rupp & [Y. Shao, IEEE Micro'15] & [C. Leiserson, Science'20]

Application

Agenda

Algorithm

What is Computer Architecture?

PL OS

Trends: Single-Core Era

Compiler

Trends: Multicore-Core Era

ISA μArch

Trends: Accelerator Fra

RTL

Computer Architecture Design

Gates Circuits

Devices

DOVIGO


Technology


# **Image Recognition**




# **Image Recognition**










What is Comp Arch?


Software: Deep Neural Network

What is Comp Arch?



What is Comp Arch?

# ImageNet Large-Scale Visual Recognition Challenge



## Accelerators for Machine Learning in the Cloud



#### **NVIDIA DGX Hopper**

What is Comp Arch?

- Graphics processor specialized just for accelerating machine learning
- Available as part of a complete system with both the software and hardware designed by NVIDIA

### Accelerators for Machine Learning in the Cloud



#### **NVIDIA DGX Hopper**

What is Comp Arch?

- Graphics processor specialized just for accelerating machine learning
- Available as part of a complete system with both the software and hardware designed by NVIDIA



#### Google TPU v4

- Custom chip specifically designed to accelerate Google's TensorFlow C++ library
- Tightly integrated into Google's data centers

#### **Accelerators for Machine Learning in the Cloud**



#### **NVIDIA DGX Hopper**

What is Comp Arch?

- Graphics processor specialized just for accelerating machine learning
- Available as part of a complete system with both the software and hardware designed by NVIDIA



#### Google TPU v4

- Custom chip specifically designed to accelerate Google's TensorFlow C++ library
- Tightly integrated into Google's data centers



Comp Arch Design

#### **Microsoft Catapult**

- Custom FPGA board for accelerating Bing search and machine learning
- Accelerators developed with/by app developers
- Tightly integrated into Microsoft data center's and cloud computing platforms

# Accelerators for Machine Learning at the Edge



#### Amazon Echo

- Developing AI chips so Echo line can do more on-board processing
- Reduces need for round-trip to cloud
- Co-design the algorithms and the underlying hardware

# Accelerators for Machine Learning at the Edge



#### **Amazon Echo**

What is Comp Arch?

- Developing AI chips so Echo line can do more on-board processing
- Reduces need for round-trip to cloud
- Co-design the algorithms and the underlying hardware



#### **Facebook Oculus**

- Starting to design custom chips for Oculus VR headsets
- Significant performance demands under strict power requirements

#### Accelerators for Machine Learning at the Edge



#### **Amazon Echo**

- Developing AI chips so Echo line can do more on-board processing
- Reduces need for round-trip to cloud
- Co-design the algorithms and the underlying hardware




#### Facebook Oculus

- Starting to design custom chips for Oculus VR headsets
- Significant performance demands under strict power requirements



**Movidius Myriad 2** 



# Top-five software companies are all building custom accelerators

- Facebook: w/ Intel, in-house AI chips
- Amazon: Echo, Oculus, networking chips
- Microsoft: Hiring for AI chips

What is Comp Arch?

- ► Google: TPU, Pixel, convergence
- Apple: SoCs for phones and laptops


# Top-five software companies are all building custom accelerators

- Facebook: w/ Intel, in-house AI chips
- Amazon: Echo, Oculus, networking chips
- Microsoft: Hiring for AI chips
- ► Google: TPU, Pixel, convergence
- ► Apple: SoCs for phones and laptops

Chip startup ecosystem for machine learning accelerators is thriving!


- Graphcore
- Nervana
- Cerebras
- Wave Computing
- Horizon Robotics
- Cambricon
- DeePhi
- Esperanto
- SambaNova
  - Eyeriss
  - **Tenstorrent**
- Mythic
- ThinkForce
- Groq
- Lightmatter

#### **Architectures in the Accelerator Era**




Adapted from D. Brooks Keynote at NSF XPS Workshop, May 2015.

#### **Architectures in the Accelerator Era**



Adapted from D. Brooks Keynote at NSF XPS Workshop, May 2015.

#### **Architectures in the Accelerator Era**



What is Comp Arch?

#### Apple M2 System-on-Chip (2022)

- 20B trans, 3.5GHz, 5nm
- 8 superscalar out-of-order cores
- Multi-level cache hierarchy
- Crossbar network?
- NPU for accelerating ML
- GPU for accelerating graphics
- Media engine for accelerating video encode/decode

# 

Application Algorithm Programming Language Somputer Architecture Operating System Compiler Instruction Set Architecture Microarchitecture Register-Transfer Level Gate Level Circuits Devices Technology

What is Comp Arch?

#### **Application Requirements**


 Accelerators require programmers to restructure their software to take advantage of the specialized hardaware

Computer architects address slower technology scaling by integrating multiple accelerators on a chip creating new software challenges

# Technology Constraints


 The slowing of Moore's law means general-purpose processors no longer provide significant application benefit

What is Comp Arch?



C. Batten, M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, K. Rupp & [Y. Shao, IEEE Micro'15] & [C. Leiserson, Science'20]

What is Comp Arch?



C. Batten, M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, K. Rupp & [Y. Shao, IEEE Micro'15] & [C. Leiserson, Science'20]

Application

Agenda

Algorithm

What is Computer Architecture?

OS

PΙ

Trends: Single-Core Era

Compiler

Trends: Multicore-Core Era

ISA μArch

Trends: Accelerator Era

RTL Gates


Computer Architecture Design

Circuits

Devices

Technology


# What do computer architects actually do?



What is Comp Arch?

# What do computer architects actually do?

What is Comp Arch?



# **Modeling in Computer Architecture**

### Computer Engineering Explore design space for a new system Design and model baseline system Ask question about system Test with experiment Analyze results and draw conclusions Build prototype Design and model or real system alternative system

What is Comp Arch?

# **Modeling in Computer Architecture**

What is Comp Arch?

```
Computer Engineering
                                  // rdv is OR of the AND of regs and grants
                                  assign in rdv = | (regs & grants):
     Explore design space
                                  reg [2:0] regs;
       for a new system
                                  always @(*) begin
                                    if (in val ) begin
       Design and model
                                      // eject packet if it is for this tile
        baseline system
                                      if ( dest == p router id )
                                        regs = 3'b0\overline{10};
          Ask question
                                      // otherwise, just pass it along ring
         about system
                                      else
                                        regs = 3'b001;
            Test with
                                    end else begin
                                      // if !val, don't request any ports
          experiment
                                      reas = 3'b000:
                                    end
                                  end
      Analyze results and
       draw conclusions
Build prototype
                 Design and model
or real system
                 alternative system
```

# **Modeling in Computer Architecture**

What is Comp Arch?

```
Computer Engineering
                                 // rdv is OR of the AND of regs and grants
                                 assign in rdv = | (regs & grants);
     Explore design space
                                 reg [2:0] regs;
       for a new system
                                 always @(*) begin
                                    if ( in val ) begin
       Design and model
                                     // eject packet if it is for this tile
        baseline system
                                     if ( dest == p router id )
                                       regs = 3'b0\overline{10};
         Ask question
                                     // otherwise, just pass it along ring
         about system
                                     else
                                       regs = 3'b001;
            Test with
                                   end else begin
                                     // if !val, don't request any ports
          experiment
                                     reas = 3'b000:
                                   end
                                 end
      Analyze results and
       draw conclusions
                                       Verilog · SystemVerilog · VHDL
                                                 C++ · SystemC
Build prototype
                 Design and model
                                          Bluespec · Chisel · Python
or real system
                 alternative system
```

#### **Computer Engineering**

Explore design space for a new system

Design and model baseline system


Ask question about system

Test with experiment

Analyze results and draw conclusions

Build prototype or real system

Design and model alternative system



Fighter Airplane: ~100,000 parts

Apple M2 System-on-Chip
20 billion transistors

# Design Principles

What is Comp Arch?

- Modularity Decompose into components with well-defined interfaces
- Encapsulation Hide implementation details from interfaces
- Regularity Leverage structure at various levels of abstraction
- Extensibility Include mechanisms/hooks to simplify future changes


#### Design Patterns

- Processors, Memories, Networks
- Control/Datapath Split
- Single-Cycle, FSM, Pipelined Control
- ▶ Raw Port, Message, Method Interfaces

#### Design Methodologies

- Agile Hardware Development
- ▶ Test-driven Development
- Incremental Development

# **Final Goal for Lab Assignments**





What is Comp Arch?

Quad-core processor with private L1 instruction caches and a shared, banked L1 data cache interconnected through various ring networks implemented at the register-transfer-level and capable running real parallel programs


Lab assignments will use an agile hardware development methodology based on the Verilog hardware description language, a Python testing framework, the GitHub repository hosting site, and the GitHub Actions continuous integration service

What is Comp Arch?






Lab 1: Iterative Multiplier




Lab 1: Iterative Multiplier



Lab 1: Iterative Multiplier

What is Comp Arch?



#### Application

What is Comp Arch?

Algorithm

PL OS

Compiler

ISA

μArch

RTL

Gates

Circuits

Devices

Technology

# **Take-Away Points**

- Computer architecture is the process of building computing systems to meet given application requirements within physical technology constraints
- The field of computer architecture has recently evolved through the single-core era and multi-core era and is now in the accelerator era making it an exciting time to study computer architecture
- Computer architecture design involves a systematic design process based on design principles, patterns, and methodologies
- ➤ This course will provide a strong foundation in computer architecture principles and practice so that students can contribute to this new era!