Topic 10: Side Channels, Meltdown, and Spectre, Oh My!

ECE 4750 Computer Architecture



Prof. Anne Bracy

Based on slides by D. Zagieboylo, M. Hill, K. Sekniqi

Side Channels

• An *extra* way to learn information about a program's execution

• Usually a way for an *attacker* to bypass security mechanisms



Side Channels

- An *extra* way to learn information about a program's execution
- Usually a way for an *attacker* to bypass security mechanisms
 - Power consumption

• Timing

- Electromagnetic Radiation
- <u>Responsiveness</u> / Faults
- Timing attacks are a BIG concern:
 - Can be executed remotely
 - Hard to prevent all secret-dependent timing
 - Small differences can be amplified with repetition
 - Very stealthy

Timing Side Channels

What influences a program's execution time?

- Dynamic instruction count
 - Which branches get executed
- Cycles per instruction
 - Variable latency instructions (e.g., division)
 - TLB Hit or Miss (Page Fault)
 - Cache Hit or Miss
 - Correct vs. Incorrect Speculation
- Clock frequency
 - DVFS (Dynamic Voltage-Frequency Scaling)



Cache Timing Channel

- very common side channel
 - Fast/easy to execute
 - High signal to noise (don't have to repeat much to be sure it worked)

• How it works: Prime + Probe:

- 1. Setup cache state
- 2. Run victim
- 3. Time memory accesses

"Which cache set did the victim access?"



Prime + Probe Example

```
//Attacker: (e.g., user process)
char arr[N_CACHE_SETS*LINE_SIZE];
for (int i = 0; i < N_CACHE_SETS; i++) {
    arr[i*LINE_SIZE] = 0;
}
//Call Victim Code (e.g., via syscall)
</pre>
```

```
victim[secret] = data;
```

. . .



Prime + Probe Example

```
//Attacker: (e.g., user process)
char arr[N_CACHE_SETS*LINE_SIZE];
for (int i = 0; i < N_CACHE_SETS; i++) {
    arr[i*LINE_SIZE] = 0;
}
//Call Victim Code (e.g., via syscall)
...
victim[secret] = data;
...
//Return to Attacker:
for (int i = 0; i < N_CACHE_SETS; i++) {
    time_start();
    arr[i*LINE_SIZE] = 0; 
    time_end();
}</pre>
```





Cache Timing Channels

In reality, more complicated

- Multi-level caches
- Associativity
- Hardware Prefetchers
- Virtual Memory (Address Translation)
- Non-secret memory accesses (noise)
- Can still execute \$ timing attacks
- Reverse Engineering of HW
- Repeated execution of attack
- Statistical analysis
- Other attacks (e.g., Flush+Reload)

Solutions?

Add more noise (you'll lose the arms race usually)

Partition Cache (doesn't help if victim & attacker are in same user-space process costs efficiency)



Avoid secret-dependent LW/SW (hard (or impossible) to do)

Recent Events – Transient Execution Attacks

- 2018
 - Meltdown & Spectre [Jann Horn, Google Project Zero] Also, independently, Paul Kocher



- Both are *microarchitectural attacks* that allow the user to exploit **speculative execution** to learn secret data
- Make \$ timing channels super easy to exploit nearly NO statistical analysis necessary, can pick *any address you want to leak*
- Meltdown affects almost every Intel chip made since 1995, and some ARM chips Spectre affects Everychip, Everywhere, All at once.
- Intel[®] pushes out several microcode (HW) patches that...don't work and cause BSOD
- OS, Compiler & Browser Mitigations (KPTI, SLH, Retpoline) start to be rolled out

Meltdown and Spectre: 'worst ever' CPU bugs affect virtually all computers

Everything from smartphones and PCs to cloud computing affected by major security flaw found in Intel and other processors – and fix could slow devices

Spectre and Meltdown processor security flaws - ex



The sky is falling again: Meltdown and Spectre

THE

END

NEAR

Published on January 5, 2018





The **Register**® Biting the hand that feeds IT

PERSONAL TECH

SCIENCE

120 🖵

Security

SOFTWARE

A

DATA CENTER

Meltdown/Spectre week three: World still knee-deep in something nasty

DEVOPS BUSINESS

And years away from safety

SECURITY

By Simon Sharwood, APAC Editor 22 Jan 2018 at 04:31

It is now almost three weeks since *The Register* revealed the chip design flaws that Google later confirmed and the world still awaits certainty about what it will take to get over the silicon slip-ups.

The short version: on balance, some steps forward have been taken but last week didn't offer many useful advances.

In the "plus" column, Microsoft and AMD got their act together to resume the flow of working fixes. Vendors started to offer tools to manage the chore of fixing the twin flaws, such as VMware's dashboard kit for its vRealize Operations automation tools.

Typing

Recent Events – Transient Execution Attacks

- 2018
 - Meltdown & Spectre [Jann Horn, Google Project Zero] Also, independently, Paul Kocher



- 2019
 - Spectre Variants (Speculative Store Bypass, Foreshadow, Zombieload) continue to haunt us
 - Numerous *new microarchitectural designs to avoid Spectre* are proposed at high profile research conferences
 - No new word from Intel, AMD, ARM, etc. on Spectre-secure designs
- 2020-2022
 - Even more Spectre attacks. Old defenses broken. New defenses proposed. Repeat.

Recent Events – Transient Execution Attacks

- 2018
 - Meltdown & Spectre [Jann Horn, Google Project Zero] Also, independently, Paul Kocher
- SPECTRE

- 2018-19
 - OS patches for Meltdown released
 - Chipmakers plan to fix Meltdown in future HW
 - SW patches for Spectre_v1 & v2 developed. Mostly unused outside Google Chrome & Cryptographic libraries
- 2020-2022
 - Spectre patches gain more traction, incorporated into LLVM
 - More variants discovered, highlights need for new design, not just adhoc patches
 - Still an open problem, the attack-defense vicious cycle continues.















Spectre in 1 Slide

Dirate 3

unsigned int a;
if (a < xarray_len) {
 // Should only execute if x[a] is in bounds
 b = x[a];
 z = *b;
}</pre>



Bounds-check-bypass

- Extremely common check
- Speculation allows body to temporarily execute when
 a >= xarray_len
- Speculative execution modifies \$ state (just like meltdown)
- Attacker can read arbitrary (user space) memory via \$ timing channel

software & hardware fixes exist



scary

both leak data through \$ timing channel

- Exploits out-of-order execution *after exceptions*
- Illegal memory accesses after an exception still update \$
- Breaks Kernel Isolation: Allows user process to read any part of OS's memory (if mapped)

- Exploits speculative execution across branches
- Attacker manipulates branch predictor to speculatively execute target instructions
- Breaks software sandboxing: Allows user process to violate application-level isolation (within a single process)

Miessler Blog (<u>https://danielmiessler.com/blog/simple-explanation-difference-meltdown-spectre/</u>)

Takeaways for Computer Architects

Architecture: timing-independent functional behavior of a computer Micro-architecture: implementation techniques to performance These choices have consequences!

What if a computer that is architecturally correct can leak protected information via its micro-architecture?

Perhaps our definition of "architecturally correct" needs re-thinking...

Some References

New York Times: https://www.nytimes.com/2018/01/03/business/computer-flaws.html

Meltdown paper: <u>https://meltdownattack.com/meltdown.pdf</u> Spectre paper: <u>https://spectreattack.com/spectre.pdf</u>

A blog separating the two bugs: <u>https://danielmiessler.com/blog/simple-explanation-difference-meltdown-spectre/</u>

Google Blog: <u>https://security.googleblog.com/2018/01/todays-cpu-vulnerability-what-you-need.html</u> and <u>https://googleprojectzero.blogspot.com/2018/01/reading-privileged-memory-with-side.html</u>

Industry News Sources: <u>https://arstechnica.com/gadgets/2018/01/whats-behind-the-intel-design-flaw-forcing-numerous-patches/</u> and <u>https://www.theregister.co.uk/2018/01/02/intel_cpu_design_flaw/</u>