


# ECE 4750 Computer Architecture, Fall 2016

## T05 Integrating Processors and Memories

School of Electrical and Computer Engineering  
Cornell University

revision: 2016-10-12-11-09

- |   |   |   |
|---|---|---|
| 1 | Processor and L1 Cache Interface        | 2 |
| 2 | Analyzing Processor + Cache Performance | 7 |
| 3 | Case Study: MIPS R4000                  | 9 |



- **Processors** for computation
- **Memories** for storage
- **Networks** for communication

# 1. Processor and L1 Cache Interface

Approaches to integrate L1 caches into a processor pipeline vary based on how the L1 memory system is encapsulated and implemented.


## Tightly Coupled Interface

Processor contains L1 memory system and has fine grain control over the L1 microarchitecture through control/status signals.


## Loosely Coupled Interface

Processor communicates with L1 memory system over (potentially latency insensitive) communication channels.

## Zero-Cycle Hit Latency with Tightly Coupled Interface



## FSM Cache with Two-Cycle Hit Latency




addi x1, x2, 1										
↪ mem transactions										
sw x3, 0(x4) [hit]										
↪ mem transactions										
lw x5, 0(x6) [miss]										
↪ mem transactions										
lw x7, 0(x8) [hit]										
↪ mem transactions										

We would see similar performance even if we moved to a pipelined cache with a two-cycle hit latency unless we also increased processor pipeline depth!





## Integrating Instruction and Data TLBs



- TLB miss needs a hardware or software mechanism to refill TLB
- Software handlers need restartable exceptions on page fault
- Need mechanism to cope with the additional latency of a TLB
  - Increase the cycle time
  - Pipeline the TLB and cache access
  - Use virtually addressed caches
  - Access TLB and cache in parallel

## 2. Analyzing Processor + Cache Performance


How long in cycles will it take to execute the `vvadd` example assuming `n` is 64? Assume cache is initially empty, parallel-read/pipelined-write, four-way set-associative, write-back/write-allocate, and miss penalty is two cycles.

```
loop:
  lw   x5, 0(x13)
  lw   x6, 0(x14)
  add  x7, x5, x6
  sw   x7, 0(x12)
  addi x13, x12, 4
  addi x14, x14, 4
  addi x12, x12, 4
  addi x15, x15, -1
  bne  x15, x0, loop
  jr   x1
```






### 3. Case Study: MIPS R4000




- 8-stage pipeline with extra stages for instruction/data mem access
  - IF: First-half of inst fetch
  - IS: Second half of inst fetch
  - RF: Instruction decode, register read, stall logic
  - EX: Execution (including effective address calculation)
  - DF: First-half of data fetch
  - DS: Second half of data fetch
  - TC: Tag check
  - WB: Write-back for loads and reg-reg operations
- Longer pipeline results in
  - Decreased cycle time
  - Increased load-use delay latency and branch resolution latency
  - More bypass paths

### 3. Case Study: MIPS R4000



- IC1 Instruction cache access stage 1
- IC2 Instruction cache access stage 2
- ITLB1 Instruction address translation stage 1
- ITLB2 Instruction address translation stage 2
- ITC Instruction tag check
- IDEC Instruction decode
- RF Register operand fetch
- ALU Operation
- DVA Data virtual address calculation
- DC1 Data cache access stage 1
- DC2 Data cache access stage 2
- LSA Data load or store align
- JTLB1 Data/Instruction address translation stage 1
- JTLB2 Data/Instruction address translation stage 2
- DTC Data tag check
- IVA Instruction virtual address calculation
- WB Write back to register file


## Load-Use Delay Latency



Cycle	Run	Run	Run	Run	Run	Run	Run	Run	Stl	Stl	Stl	Stl	Stl	Stl	Run	Run	Run	Run	Run	
Restart													Rst2	Rst1						
Load	IF	IS	RF	EX	DF	DS	TC					DF	DS	TC	WB					
		IF	IS	RF	EX	DF	DS							DF	DS	TC	WB			
ALU			IF	IS	RF	EX	DF								DF	DS	TC	WB		
				IF	IS	RF	EX-								RF	EX+	DF	DS	TC	WB
					IF	IS	RF									EX	DF	DS	TC	WB

- Load-use delay latency increased by one cycle
- Data is forwarded from end of DS stage to end of RF stage
- Tag check does not happen until TC!
- On miss, instruction behind load may have bypassed incorrect data
- EX stage of dependent instruction needs to be *re-executed*

## Branch Resolution Latency



- Branches are resolved in EX stage
- Instruction 1 is in the branch delay slot
- Use predicted not-taken for instruction 2 and 3

