

ECE 2300 Digital Logic and Computer Organization Fall 2026


Topic 4: Combinational Building Blocks

School of Electrical and Computer Engineering
Cornell University

revision: 2026-09-15-10-39

1	Encoders and Decoders	3
1.1.	Encoders	3
1.2.	Decoders	4
1.3.	Priority Encoders	5
2	Multiplexors and Demultiplexors	7
2.1.	Multiplexors	7
2.2.	Demultiplexors	9
3	Shifters and Rotators	9
4	Comparators	12
4.1.	Equality Comparator	12
4.2.	Greater-Than Comparator	13
5	Adders	16
5.1.	Half and Full Adders	16


5.2. Ripple-Carry Adders	19
5.3. Carry-Select Adders	20
5.4. Carry Look-Ahead Adders	23
5.5. Comparing Adders	26
6 Multipliers	27
6.1. 1x1b Multiplier	27
6.2. 1x4b Multiplier	27
6.3. 4x4b Multiplier	28
7 Verilog Modeling	29
7.1. Greater Than Comparator	30
7.2. Multiplexor	34
7.3. Priority Encoder	37
7.4. Truth Tables	38



1. Encoders and Decoders

- *Binary encoder* has 2^N inputs and N outputs; sets the output value to reflect which input is one assuming exactly one input is one (encodes a one-hot value as a binary value)
- *Binary decoder* has N inputs and 2^N outputs and asserts exactly one output depending on the input value (decodes a binary value into a one-hot value)

1.1. Encoders




A_3	A_2	A_1	A_0	Y_1	Y_0
0	0	0	1		
0	0	1	0		
0	1	0	0		
1	0	0	0		


A_3A_2					
A_1A_0		00	01	11	10
	00				
	01				
	11				
	10				

A_3A_2					
A_1A_0		00	01	11	10
	00				
	01				
	11				
	10				

1.2. Decoders




A_1	A_0	Y_3	Y_2	Y_1	Y_0
0	0				
0	1				
1	0				
1	1				




1.3. Priority Encoders

- *Priority encoder* indicates the first input that is one (i.e., the highest priority input) using a one-hot output



A_3	A_2	A_1	A_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	0	1
0	1	0	0	0	1	0	0
0	1	0	1	0	0	0	1
0	1	1	0	0	0	1	0
0	1	1	1	0	0	0	1
1	0	0	0	1	0	0	0
1	0	0	1	0	0	0	1
1	0	1	0	0	0	1	0
1	0	1	1	0	0	0	1
1	1	0	0	0	1	0	0
1	1	0	1	0	0	0	1
1	1	1	0	0	0	1	0
1	1	1	1	0	0	0	1

- We can leverage modularity and regularity to manage complexity
- Implement a single *bit slice* then chain bit slices together
- Bit slice takes *continue* signal from the right and passes it to the left
 - *continue* = 1 means have not found first one, continue searching
 - *continue* = 0 means have found first one, stop searching




C_{in}	A	C_{out}	Y
0	0		
0	1		
1	0		
1	1		

2. Multiplexors and Demultiplexors




- *Multiplexor* “chooses” among several possible inputs based on the value of a *select* signal
- *Demultiplexor* “routes” an input to one of several possible outputs based on a *select* signal

2.1. Multiplexors




S	A ₁	A ₀	Y
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	


		SA ₁			
		00	01	11	10
A ₀	0				
	1				



- Mult-bit multiplexor simply uses multiple single-bit multiplexors in parallel with a common select input







2.2. Demultiplexors



S	A	Y_1	Y_0
0	0		
0	1		
1	0		
1	1		



3. Shifters and Rotators

- *Shifter* shifts the input value either left or right by a variable amount specified with a *shift amount* signal; zeros are shifted in
- *Rotator* rotates the input value either left or right by a variable amount specified with a *rotate amount* signal



S	A ₁	A ₀	Y ₁	Y ₀
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		


S	A ₁	A ₀	Y ₁	Y ₀
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		




4. Comparators

- Comparator* compares two binary numbers and outputs whether these numbers are equal, if one is greater than the other, or if one is less than the other.

4.1. Equality Comparator



A	B	Y
0	0	
0	1	
1	0	
1	1	




Gate	t_{pd}	Area
AND2	3τ	3α
XNOR2	7τ	7α

Total Area: _____



4.2. Greater-Than Comparator


0010 (2)	0101 (5)	0111 (7)	1010 (10)	1110 (14)	1010 (10)
0001 (1)	0110 (6)	0101 (5)	1101 (13)	1011 (11)	1010 (10)
Y =	Y =	Y =	Y =	Y =	Y =

- Implement a single *bit slice* then chain bit slices together
 - $continue = 1$ means have not determined result, continue comparing
 - $continue = 0$ means have determined result, stop comparing
 - $G = 1$ means this bit slice determined that $A > B$
 - $G = 0$ means $A \leq B$ or continue comparing



C_{in}	A	B	C_{out}	G
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		





Gate	t_{pd}	Area
NOT	1τ	1α
AND2	3τ	3α
OR2	4τ	4α
XNOR2	7τ	7α

Path	Propagation Delay
$A \rightarrow G$	
$B \rightarrow G$	
$C_{in} \rightarrow G$	
$A \rightarrow C_{out}$	
$B \rightarrow C_{out}$	
$C_{in} \rightarrow C_{out}$	

Total Area: _____


5. Adders

- We will gradually build up complexity to explore a variety of different adder designs

$$\begin{array}{r}
 0100 \\
 + 1010 \\
 \hline
 \end{array}
 \quad
 \begin{array}{r}
 0001 \\
 + 0001 \\
 \hline
 \end{array}
 \quad
 \begin{array}{r}
 0011 \\
 + 0001 \\
 \hline
 \end{array}
 \quad
 \begin{array}{r}
 0011 \\
 + 0011 \\
 \hline
 \end{array}
 \quad
 \begin{array}{r}
 1111 \\
 + 0001 \\
 \hline
 \end{array}$$


5.1. Half and Full Adders

- Half adder* adds two one-bit numbers



A	B	C_{out}	S
0	0		
0	1		
1	0		
1	1		

- *Full adder* adds three one-bit numbers



C_{in}	A	B	C_{out}	S
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		

Gate	t_{pd}	Area
NOT	1τ	1α
AND2	3τ	3α
OR2	4τ	4α
XOR2	7τ	5α

Path	Propagation Delay
$A \rightarrow S$	
$B \rightarrow S$	
$C_{in} \rightarrow S$	
$A \rightarrow C_{out}$	
$B \rightarrow C_{out}$	
$C_{in} \rightarrow C_{out}$	

Total Area: _____