SEARCH CORNELL:

Pages People more options

• Home
• Research
• Publications
• Tools
• Bio
• Personal
• People
• ECE

Sally A. McKee

Fusion Research Group

Selected Publications

Many of these articles are copyrighted by the ACM, IEEE, Springer, and the U.S. Government. Copyright notices are included in each document, where applicable. ACM grants gratis permission for individual digital or hard copies made without fee for use in academic classrooms and for use by individuals in personal research and study. No further reproduction or distribution is allowed without explicit permission. The IEEE specifically states "copies must be made in compliance with Section 108 of the Copyright Act of the U.S. and with guidelines developed by the National Commission on New Technological Uses of Copyrighted Works (CONTU Guidelines), the text of which is available as part of U.S. Copyright Office Circular 21".

Papers by (broad) topic

• Predictive modeling for computer architecture and HEC applications
• Memory system design
• Application and systems performance analyses
• Performance optimization
• Tools and methodologies
• Introspective architectures
• Teaching

Journals

• Data Cache Techniques to Save Power and Deliver High Performance in Embedded Systems
  M. Bhadauria, S.A. McKee, K. Singh, G.S. Tyson
  Transactions on High Performance Embedded Architectures and Compilers (HiPEAC), vol 2. no. 1, 2007, pages 62-81.
  gzipped postscript or pdf
• Augmenting Priority Rule Heuristics with Justification and Rollout to Solve the Resource-Constrained Project Scheduling Problem
  N. Xu, S.A. McKee, L. Nozick, R. Ufomata
  Elsevier Computers and Operations Research
  to appear.
• Efficient Architectural Design Space Exploration via Predictive Modeling
  E. İpek, S.A. McKee, K. Singh, R. Caruana, B.R. de Supinski, M. Schulz
  ACM Transactions on Architecture and Code Optimization
  to appear.
  gzipped postscript or pdf
• Predicting Parallel Application Performance via Machine Learning Approaches
  K. Singh, E. İpek, S.A. McKee, R. Caruana, B.R. de Supinski, M. Schulz
  Wiley Concurrency and Computation: Practice and Experience
  gzipped postscript or pdf
• METRIC: Memory Tracing via Dynamic Binary Rewriting to Identify Cache Inefficiencies
  J. Marathe, F. Mueller, T. Mohan, S.A. McKee, B.R. de Supinski, A. Yoo
  ACM Transactions on Programming Languages and Systems
  vol. 29, no. 2, article 12, April 2007.
  gzipped postscript or pdf
• Specializing Cache Structures for High Performance and Energy Conservation in Embedded Systems
  M.J. Geiger, S.A. McKee, G.S. Tyson
  Transactions on High Performance Embedded Architectures and Compilers (HiPEAC), vol. 1, no. 1, 2007, pages 50-90.
  gzipped postscript or pdf
• Formal Hardware Specification Languages for Protocol Compliance Verification
  A. Bunker, G. Gopalakrishnan, S.A. McKee
  ACM Transactions on Design Automation of Electronic Systems, vol. 9, no. 1, January 2004, pp. 1-32.
  gzipped postscript or pdf
• A Cost Model for Integrated Restructuring Optimizations
  B. Chandramouli, W.C. Hsieh, J.B. Carter, S.A. McKee
  Journal of Instruction Level Parallelism, August 2003.
  gzipped postscript or pdf
• Restructuring Computations for Temporal Data Cache Locality
  V.S. Pingali, S.A. McKee, W.C. Hsieh, J.B. Carter
  International Journal of Parallel Programming, Kluwer Academic Press, vol. 31, no. 4, August 2003, pp. 305-338.
  gzipped postscript or pdf
• The Impulse Memory Controller
  L. Zhang, Z. Fang, M. Parker, B.K. Mathew, L. Schaelicke, J.B. Carter, W.C. Hsieh, S.A. McKee
  IEEE Transactions on Computers, vol. 50, no. 11, November 2001, pp. 1117-1132.
  gzipped postscript or pdf
• Dynamic Access Ordering for Streamed Computations
  S.A. McKee, Wm.A. Wulf, J.H. Aylor, R.H. Klenke, M.H. Salinas, S.I. Hong, D.A.B. Weikle
  IEEE Transactions on Computers, vol. 49, no. 11, November 2000, pp. 1255-1271.
  gzipped postscript or pdf
• Impulse: Memory System Support for Scientific Applications
  J.B. Carter, W.C. Hsieh, L.B. Stoller, M.R. Swanson, L. Zhang, S.A. McKee
  Wiley Journal of Scientific Programming, vol. 7, no. 3-4, fall 1999, pp. 195-209.
  gzipped postscript or pdf
• Smarter Memory: Improving Bandwidth for Streamed References
  S.A. McKee, R.H. Klenke, K.L. Wright, Wm.A. Wulf, M.H. Salinas, J.H. Aylor, A.P. Batson
  IEEE Computer, July 1998, pp. 54-63.
  gzipped postscript or pdf

Refereed Conferences

• Using Dynamic Binary Instrumentation to Generate Multiplatform Simpoints: Methodology and Accuracy
  V.M. Weaver, S.A. McKee
  Proc. International Conference on High Performance Embedded Architectures and Compilers, Chalmers, SE, January 2008.
• Methods of Inference and Learning for Performance Modeling of Parallel Applications
  B.C. Lee, D.M. Brooks, B.R. de Supinski, M. Schulz, K. Singh , S.A. McKee
  Proc. ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, San Jose, CA, March 2007.
  gzipped postscript or pdf
• Leveraging High Performance Data Cache Techniques to Save Power in Mobile Embedded Systems
  M. Bhadauria, S.A. McKee, K. Singh, G. Tyson
  Proc. International Conference on High Performance Embedded Architectures and Compilers, Ghent, BE, February 2007.
  gzipped postscript or pdf
• Rethinking Processor Design: Parameter Correlations
  N.B. Sam, S.A. McKee, P. Kudva
  Proc. 13th IEEE International Conference on Electronics, Circuits and Systems (ICECS'06), Nice, FR, December 2006.
  gzipped postscript or pdf
• Efficiently Exploring Architectural Design Spaces via Predictive Modeling
  E. İpek, S.A. McKee, B.R. de Supinski, M. Schulz, R. Caruana
  Proc. 12th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'06), San Jose, US, October 2006.
  gzipped postscript or pdf
• A Precisely Tunable Drowsy Cache Management Mechanism
  M. Bhadauria, S.A. McKee, K. Singh, G. Tyson
  Proc. Watson Conference on Interaction between Architecture, Circuits, and Compilers(P=AC^2), Yorktown Heights, NY, October 2006.
  gzipped postscript or pdf
• Beyond Basic Region Caching: Specializing Cache Structures for High Performance and Energy Conservation
  M.J. Geiger S.A. McKee, G.S. Tyson
  Proc. International Conference on High Performance Embedded Architectures and Compilers (HiPEAC'05), Barcelona, ES, November 2005.
  gzipped postscript or pdf
• An Approach to Performance Prediction for Parallel Applications
  E. İpek, B.R. de Supinski, M. Schulz, S.A. McKee
  Proc. Euro-Par, Lisboa, PT, August 2005.
  gzipped postscript or pdf
• Improving the Computational Intensity of Unstructured Mesh Applications
  B.S. White, S.A. McKee, B.R. de Supinski, B. Miller, D. Quinlan, M. Schulz
  Proc. 2005 International Conference on Supercomputing (ICS'05), Cambridge, MA, June 2005.
  gzipped postscript or pdf
• Owl: Next-Generation System Monitoring
  M. Schulz, B.S. White, S.A. McKee, H.S. Lee, J. Jeitner
  Proc. Computing Frontiers (CF'05), Ischia, IT, May 2005.
  gzipped postscript or pdf
• Drowsy Region-Based Caches: Minimizing Both Dynamic and Static Power Dissipation
  M.J. Geiger, S.A. McKee, G.S. Tyson
  Proc. Computing Frontiers (CF'05), Ischia, IT, April 2005.
  gzipped postscript or pdf
• Reflections on the Memory Wall (invited paper)
  S.A. McKee
  Proc. Computing Frontiers (CF'04), Ischia, IT, April 2004.
  gzipped postscript or pdf
• Real World Engineering: a Course for Masters Students Headed for Industry
  S.A. McKee, D.M. Kubarek
  Proc. ASEE/IEEE Frontiers in Education Conference (FIE'03), Boulder, CO, November 2003.
  gzipped postscript or pdf
• Interactive Locality Optimization on NUMA Architectures
  T. Mu, J. Tao, M. Schulz, S.A. McKee
  Proc. ACM Symposium on Software Visualization (SoftVis'03), San Diego, CA, June 2003.
  gzipped postscript or pdf
• A Framework for Portable Shared-Memory Programming
  M. Schulz, S.A. McKee
  Proc. IEEE/ACM International Parallel and Distributed Processing Symposium (IPDPS'03), Nice, France, April 2003.
  gzipped postscript or pdf
• METRIC: Tracking Down Inefficiencies in the Memory Hierarchy via Binary Rewriting
  J. Marathe, F. Mueller, T. Mohan, B.R. de Supinski. S.A. McKee, A. Yoo
  Proc. International Symposium on Code Generation and Optimization (CGO'03), San Francisco, CA, March 2003.
  gzipped postscript or pdf
• An MPEG-4 Performance Study
  Z. Fang, S.A. McKee, M. Valero
  Proc. 3rd IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS'03), Austin, TX, March 2003.
  gzipped postscript or pdf
• An Overview of Formal Hardware Specification Languages
  A. Bunker, S.A. McKee, G. Gopalakrishnan
  Proc. 4th ACM/CRA Grace Hopper Celebration of Women in Computing (GHC'02), San Diego, CA, October 2002.
  gzipped postscript or pdf
• Computation Regrouping: Restructuring Programs for Temporal Data Cache Locality
  V.K. Pingali, S.A. McKee, W.C. Hsieh, J.B. Carter
  Proc. 16th Annual ACM International Conference on Supercomputing (ICS'02), New York, NY, June 2002. (best paper award)
  gzipped postscript or pdf
• A Cost Framework for Evaluating Integrated Restructuring Optimizations
  B. Chandramouli, J.B. Carter, W.C. Hsieh, S.A. McKee
  Proc. Parallel Architectures and Compilation Techniques 2001 (PACT'01), Barcelona, ES, September 2001.
  gzipped postscript or pdf
• Reevaluating Online Superpage Promotion with Hardware Support
  Z. Fang, L. Zhang, J.B. Carter, W.C. Hsieh, S.A. McKee
  Proc. of the Seventh International Symposium on High Performance Computer Architecture (HPCA-7), Monterrey, MX, January 2001.
  gzipped postscript or pdf
• Caches as Filters: A Framework for the Analysis of Caching Systems
  D.A.B. Weikle, S.A. McKee, K. Skadron, Wm.A. Wulf
  Proc. 3rd Grace Hopper Celebration of Women in Computing (GHC'00), Hyannis, MA, September 2000.
  gzipped postscript or pdf
• Profiling I/O Interrupts in Modern Architectures
  L. Schaelicke, A. Davis, S.A. McKee
  Proc. 8th International Symposium on Modeling and Simulation of Computers and Telecommunication Systems (MASCOTS'00), San Francisco, CA, July 2000.
  gzipped postscript or pdf
• Algorithmic Foundations for a Parallel Vector Access Memory System
  B.K. Mathew, S.A. McKee, J.B. Carter, A. Davis
  Proc. Symposium on Parallel Algorithms and Architectures (SPAA'00), Bar Harbor, ME, July 2000.
  gzipped postscript or pdf
• Online Superpage Promotion Revisited
  Z. Fang, L. Zhang, S.A. McKee, J.B. Carter, W.C. Hsieh
  Proc. International Conference on Measurement and Modeling of Computer Systems (Sigmetrics'00), Santa Clara, CA, June 2000.
  gzipped postscript extended abstract
• Hardware-Only Stream Prefetching and Dynamic Access Ordering
  C. Zhang, S.A. McKee
  Proc. 14th International Conference on Supercomputing (ICS'00), Santa Fe, NM, May 2000.
  gzipped postscript or pdf
• Design of a Parallel Vector Access Unit for SDRAM Memory Systems
  B.K. Mathew, S.A. McKee, J.B. Carter, A. Davis
  Proc. Sixth International Symposium on High Performance Computer Architecture (HPCA-6), Toulouse, FR, January 2000.
  gzipped postscript or pdf
• Memory System Support for Image Processing
  L. Zhang, J.B. Carter, W.C. Hsieh, S.A. McKee
  Proc. 1999 International Conference on Parallel Architectures and Compilation Techniques (PACT'99), Newport Beach, CA, October 1999.
  gzipped postscript or pdf
• Access Order and Effective Bandwidth for Streams on a Direct Rambus Memory
  S.I. Hong, S.A. McKee, M.H. Salinas, R.H. Klenke, J.H. Aylor, Wm.A. Wulf
  Proc. Fifth Internationl Symposium on High Performance Computer Architecture (HPCA-5), Orlando, FL, January 1999.
  gzipped postscript or pdf
• Caches As Filters: A New Approach to Cache Analysis
  D.A.B. Weikle, S.A. McKee, Wm.A. Wulf
  Proc. Sixth International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS'98), Montreal, Quebec, July 1998. (best paper award)
  gzipped postscript or pdf
• Design and Evaluation of Dynamic Access Ordering Hardware
  S.A. McKee, A. Aluwihare, B.H. Clark, R.H. Klenke, T.C. Landon, C.W. Oliver, M.H. Salinas, A.E. Szymkowiak, K.L. Wright, Wm.A. Wulf, J.H. Aylor
  Proc. 10th ACM International Conference on Supercomputing (ICS'96), Philadelphia, PA, May 1996.
  gzipped postscript or pdf
• A Memory Controller for Improved Performance of Streamed Computations on Symmetric Multiprocessors
  S.A. McKee, Wm.A. Wulf
  Proc. 10th International Parallel Processing Symposium (IPPS'96), Honolulu, HI, April 1996.
  gzipped postscript or pdf
• An Approach for Optimizing Synthesized High-Speed ASICs
  T.C. Landon, R.H. Klenke, J.H. Aylor, M.H. Salinas, S.A. McKee, K.L. Wright
  Proc. IEEE International ASIC Conference (ASIC'95), September 1995.
  gzipped postscript or pdf
• Bounds on Memory Bandwidth in Streamed Computations
  S.A. McKee, Wm.A. Wulf, T.C. Landon
  Proc. Europar'95, Stockholm, Sweden, August 1995. Also Lecture Notes in Computer Science 966, Springer-Verlag, Berlin, 1995.
  gzipped postscript or pdf
• Access Ordering and Memory-Conscious Cache Utilization
  S.A. McKee, Wm.A. Wulf
  Proc. First IEEE Symposium on High Performance Computer Architecture (HPCA), Raleigh, NC, January 1995.
  gzipped postscript or pdf
• Increasing Memory Bandwidth for Vector Computations
  S.A. McKee, S.A. Moyer, Wm.A. Wulf, C.Y. Hitchcock
  Proc. Programming Languages and Systems Architectures (PLSA), Zurich, Switzerland, March 1994. Also Lecture Notes in Computer Science 782, Springer-Verlag, Berlin.
• Experimental Implementation of Dynamic Access Ordering
  S.A. McKee, R.H. Klenke, A.J. Schwab, Wm.A. Wulf, S.A. Moyer, C. Hitchcock, J.H. Aylor
  Proc. IEEE 27th Hawaii International Conference on Systems Sciences (HICSS-27), Maui, HI, January 1994.
  gzipped postscript or pdf

Other

• SimSnap: Fast-Forwarding via Native Execution and Application-Level Checkpointing
  P.K. Szwed, D. Marques, R.M. Buels, S.A. McKee, M. Schulz
  Proc. HPCA 2004 Interact-8: Workshop on the Interaction between Compilers and Computer Architectures, Madrid, ES, February 2004.
  gzipped postscript or pdf
• Local Relaxed Consistency Schemes on Shared-Memory Clusters
  M. Schulz, J. Tao, S.A. McKee
  Proc. HPCA 2003 SAN-2: 2nd Annual Workshop on Novel Uses of System Area Networks, Anaheim, CA, February 2003.
  gzipped postscript or pdf
• MPEG4: Fallacies and Paradoxes
  Z. Fang, S.A. McKee
  Proc. IEEE 5th Annual Workshop on Workload Characterization (WWC-5), Austin, TX, November 2002.
  gzipped postscript or pdf
• Benchmarking SMP Memory Systems Performance
  B.R. de Supinski, A. Yoo, F. Mueller, S.A. McKee
  SCICOMP 4 (IBM SP Scientific Computing User Group), October 2001.
  pdf
• Partial Data Traces: Efficient Generation and Representation
  F. Mueller, T. Mohan, B.R. de Supinski, S.A. McKee, A. Yoo
  Proc. PACT 2001 Workshop on Binary Translation, Barcelona, ES, September 2001.
  gzipped postscript or pdf
• Pointer-Based Prefetching within the Impulse Adaptable Memory Controller: Initial Results
  L. Zhang, S.A. McKee, W.C. Hsieh, J.B. Carter
  Proc. ISCA-2000 Workshop on Solving the Memory Wall Problem, June 2000.
  gzipped postscript or pdf
• Evaluation of Dynamic Access Ordering Hardware
  S.A. McKee, D.A.B. Weikle, K.L. Wright, C.W. Oliver, A.P. Voss, M.H. Salinas, R.H. Klenke, T.C. Landon, Wm.A. Wulf, J.H. Aylor
  UVa Technical Report CS-95-46, October 1995.
  gzipped postscript (24 pages, 241KB compressed. This report describes version 1 of the SMC ASIC. See the ICS'96 paper, above, for the version 2 results.) or pdf
• Maximizing Memory Bandwidth for Streamed Computations
  S.A. McKee
  Ph.D. dissertation, School of Engineering and Applied Science, University of Virginia, May 1995.
  gzipped postscript or pdf
• Hitting the Memory Wall: Implications of the Obvious
  Wm.A. Wulf, S.A. McKee
  Computer Architecture News, 23(1):20-24, March 1995. Also UVa Technical Report CS-94-48, December 1994. This is the article that introduced the term "Memory Wall". It makes several simplifying assumptions, but the point that memory is the bottleneck for many applications finally hit home for many readers. Workshops have been named after this note (and the first met on my birthday --- how's that for coincidence?).
  gzipped postscript or pdf
• Hardware Support for Access Ordering: Performance of Some Design Options
  S.A. McKee
  UVa Technical Report CS-93-08, August 1993. (This is a huge TR that looks at many, many ordering algorithms for a uniprocessor SMC and DRAM technology that was current at the time. Results are summarized in my dissertation. This work predates the media processor "access scheduling" work of Rixner, et al., but it targets a different application arena.)
  gzipped postscript or pdf