

List of Tables

Table 3.1.	Bandwidth of MAGIC Interfaces (MB/s)	40
Table 3.2.	Processor Interface Commands.....	47
Table 3.3.	Output Queue Space Scheduling Requirements	53
Table 4.1.	Jumtable Dispatch Capability	62
Table 4.2.	Bit-vector/Coarse-vector Global Registers	67
Table 4.3.	Bit-vector/Coarse-vector Message Types and Lane Assignment.....	69
Table 4.4.	Bit-vector/Coarse-vector Speculative Memory Operations	70
Table 4.5.	Dynamic Pointer Allocation Global Registers.....	77
Table 4.6.	Additional Dynamic Pointer Allocation Message Types.....	77
Table 4.7.	FLASH SCI Cache States	83
Table 4.8.	SCI Global Registers.....	88
Table 4.9.	SCI Message Types and Lane Assignment for Cacheable Operations	89
Table 4.10.	SCI Message Types and Lane Assignment for Roll Out Operations.....	90
Table 4.11.	SCI Speculative Memory Operations	91
Table 4.12.	COMA AM State Encodings	95
Table 4.13.	COMA Message Types and Lane Assignment for Cacheable Operations	97
Table 4.14.	COMA Speculative Memory Operations.....	98
Table 4.15.	FLASH Protocol Comparison.....	100
Table 5.1.	Applications and Problem Sizes	102
Table 5.2.	Description of Less-Tuned Application Versions	103
Table 5.3.	MAGIC Latencies (10ns system cycles).....	108
Table 6.1.	Read Latencies of Current DSM Machines	113
Table 6.2.	Hot-Spotting in FFT at 128 Processors, 64 KB Caches.....	129
Table 6.3.	SCI's Aversion to Hot-Spotting at 128 Processors	139
Table B.1.	Full Results	171