


Enabling Realistic Fine-Grain Voltage Scaling with Reconfigurable Power Distribution Networks

Waclaw Godycki, Christopher Torng, Ivan Bukreyev
Alyssa Apsel, Christopher Batten

School of Electrical and Computer Engineering
Cornell University

47th Int'l Symp. on Microarchitecture, Dec 2014


Motivation: Integrated Voltage Regulation (IVR)



Key Benefit of IVR

- ▶ Reduced System Cost

Motivation: Integrated Voltage Regulation (IVR)




Key Benefit of IVR

- ▶ Reduced System Cost

Challenges of IVR

- ▶ Integrated energy-storage elements have low energy densities
- ▶ Low switching speeds with high parasitic losses

Motivation: Integrated Voltage Regulation (IVR)



Key Benefit of IVR

- ▶ Reduced System Cost



Challenges of IVR

- ▶ Integrated energy-storage elements have low energy densities
- ▶ Low switching speeds with high parasitic losses

A New Era of IVR

- ▶ Energy storage elements have slightly improved energy densities
- ▶ Faster switches with low parasitic losses



Motivation: Integrated Voltage Regulation (IVR)



"Fully" Integrated Voltage Regulator (FIVR)

Intel Haswell integrates the voltage control loop circuitry *on-die* with inductors *in-package*.

Motivation: Integrated Voltage Regulation (IVR)




"Fully" Integrated Voltage Regulator (FIVR)


Intel Haswell integrates the voltage control loop circuitry *on-die* with inductors *in-package*.

Potential for Fine-Grain Voltage Scaling


Motivation: Fine-Grain Voltage Scaling Opportunities




Motivation: Fine-Grain Voltage Scaling Opportunities




Enabling Realistic Fine-Grain Voltage Scaling




Enabling Realistic Fine-Grain Voltage Scaling




Enabling Realistic Fine-Grain Voltage Scaling



Enabling Realistic Fine-Grain Voltage Scaling




Enabling Realistic Fine-Grain Voltage Scaling



FGVS Architecture: FG-SYNC+

Use lightweight software hints and lookup tables derived offline to enable fast multi-level voltage configuration

Enabling Realistic Fine-Grain Voltage Scaling




FGVS Architecture: FG-SYNC+

Use lightweight software hints and lookup tables derived offline to enable fast multi-level voltage configuration

FGVS Circuits: RPDN

Enable sprinting cores to dynamically borrow energy storage from resting cores

Enabling Realistic Fine-Grain Voltage Scaling



FGVS Architecture: FG-SYNC+


Use lightweight software hints and lookup tables derived offline to enable fast multi-level voltage configuration

FGVS Circuits: RPDN

Enable sprinting cores to dynamically borrow energy storage from resting cores

Methodology and Evaluation

Enabling Realistic Fine-Grain Voltage Scaling



FGVS Architecture: FG-SYNC+

Use lightweight software hints and lookup tables derived offline to enable fast multi-level voltage configuration


FGVS Circuits: RPDN

Enable sprinting cores to dynamically borrow energy storage from resting cores

Methodology and Evaluation


Architecture and Circuits Co-Design Approach

Fine-Grain Synchronization Controller (FG-SYNC+)




```
parallel_for(int i=0; i<N; n++){  
  Before Start: Work Left Hint  
  Loop Start: Activity Hint -- busy  
  < loop body >  
  Loop Ends: Activity Hint -- waiting  
}
```


Fine-Grain Synchronization Controller (FG-SYNC+)




```
parallel_for(int i=0; i<N; n++){
  Before Start: Work Left Hint
  Loop Start: Activity Hint -- busy
  < loop body >
  Loop Ends: Activity Hint -- waiting
}
```






Fine-Grain Synchronization Controller (FG-SYNC+)






```
parallel_for(int i=0; i<N; n++){
  Before Start: Work Left Hint
  Loop Start: Activity Hint -- busy
  < loop body >
  Loop Ends: Activity Hint -- waiting
}
```






Fine-Grain Synchronization Controller (FG-SYNC+)




Fine-Grain Synchronization Controller (FG-SYNC+)




Fine-Grain Synchronization Controller (FG-SYNC+)




Ideal Fine-Grain Voltage Scaling: Breadth-First Search




Ideal Fine-Grain Voltage Scaling: Breadth-First Search



Ideal Fine-Grain Voltage Scaling: Breadth-First Search




Ideal Fine-Grain Voltage Scaling: Breadth-First Search




Non-Ideal FGVS: Different Levels


2-Level Controllers




Non-Ideal FGVS: Different Levels



Non-Ideal FGVS: Different Levels





Non-Ideal FGVS: Different Levels




Non-Ideal FGVS: Different Levels

2-Level Controllers




3-Level vs 4-Level Controllers





Non-Ideal FGVS: Space and Time

Different Numbers of Domains



Different Response Times



FG-SYNC+: Summary of FGVS Potential

Exploiting fine-grain voltage scaling requires:

- ▶ **FGVS in Level:** at least three levels and four levels results in additional benefits
- ▶ **FGVS in Space:** per-core voltage control
- ▶ **FGVS in Time:** voltage settling response times of 100 ns or faster

FG-SYNC+: Summary of FGVS Potential

Exploiting fine-grain voltage scaling requires:

- ▶ **FGVS in Level:** at least three levels and four levels results in additional benefits
- ▶ **FGVS in Space:** per-core voltage control
- ▶ **FGVS in Time:** voltage settling response times of 100 ns or faster

How do we design a power distribution network that can enable fine-grain voltage scaling?

FG-SYNC+: Summary of FGVS Potential


Exploiting fine-grain voltage scaling requires:

- ▶ **FGVS in Level:** at least three levels and four levels results in additional benefits
- ▶ **FGVS in Space:** per-core voltage control
- ▶ **FGVS in Time:** voltage settling response times of 100 ns or faster

How do we design a power distribution network that can enable fine-grain voltage scaling?

Architecture and Circuits Co-Design Approach

Talk Outline



FGVS Architecture: FG-SYNC+

Use lightweight software hints and lookup tables derived offline to enable fast multi-level voltage configuration

FGVS Circuits: RPDN


Enable sprinting cores to dynamically borrow energy storage from resting cores

Methodology and Evaluation


Architecture and Circuits Co-Design Approach

PDN: Basic Regulators




The three primary types of step-down voltage regulators are linear regulators, inductor-based switching regulators (buck), and capacitor-based switching regulators.






A Simple On-Chip Power Distribution Network






A Simple On-Chip Power Distribution Network






A Simple On-Chip Power Distribution Network





A Simple On-Chip Power Distribution Network



A Simple On-Chip Power Distribution Network



A Simple On-Chip Power Distribution Network




How to design sophisticated control circuitry?

How to use multiple phases to reduce ripple?



How to size the energy storage?

How to choose the switch-to-cap area ratio?



MAVR: Multiple Adjustable Voltage Regulators



MAVR: Multiple Adjustable Voltage Regulators



MAVR: Multiple Adjustable Voltage Regulators





How to design sophisticated control circuitry?

How to use multiple phases to reduce ripple?

How to size the energy storage?

How to choose the switch-to-cap area ratio?

MAVR: Multiple Adjustable Voltage Regulators




How to design sophisticated control circuitry?

How to use multiple phases to reduce ripple?


How to size the energy storage?

How to choose the switch-to-cap area ratio?


MAVR: Per-Core Regulator Sizing Study




MAVR: Per-Core Regulator Sizing Study




MAVR: Per-Core Regulator Sizing Study




MAVR: Per-Core Regulator Sizing Study




MAVR: Per-Core Regulator Sizing Study




MAVR: Per-Core Regulator Sizing Study



MAVR: Per-Core Regulator Sizing Study




MAVR: Multiple Adjustable Voltage Regulators




MAVR

MAVR: Multiple Adjustable Voltage Regulators



MAVR

MAVR: Multiple Adjustable Voltage Regulators




MAVR

Key Observation


MAVR requires enough area for each regulator to independently support all power modes

Power limits mean FG-SYNC+ is designed such that only 1 or 2 cores are ever super-springing at once

RPDN: Reconfigurable Power Distribution Networks




MAVR




RPDN

RPDN: Reconfigurable Power Distribution Networks





MAVR






RPDN


SPICE-Level Transient Response + Leakage Benefits



SPICE-Level Transient Response + Leakage Benefits



Talk Outline



FGVS Architecture: FG-SYNC+

Use lightweight software hints and lookup tables derived offline to enable fast multi-level voltage configuration


FGVS Circuits: RPDN

Enable sprinting cores to dynamically borrow energy storage from resting cores


Methodology and Evaluation

Architecture and Circuits Co-Design Approach


Methodology




Methodology




Methodology




Methodology




Methodology




Evaluation




Evaluation




Evaluation




Evaluation



Evaluation



Evaluation



Take-Away Points

- ▶ **Architecture and Mixed-Signal Circuit Co-Design** can maximize the system-level benefit of the emerging trend towards integrated voltage regulation.
- ▶ **Lightweight hints** can provide an elegant solution to informing hardware of fine-grain activity imbalance.
- ▶ **Reconfigurable Power Distribution Networks** can enable realistic FGVS by significantly reducing regulator area overhead and improving voltage-settling response times by an order of magnitude.

This work was supported in part by the National Science Foundation (NSF), a Spork Fellowship, and donations from Intel Corporation and Synopsys, Inc.