

Cornell University Computer Systems Laboratory



TOWARDS GRADUALLY TYPED HARDWARE DESCRIPTION LANGUAGES

Peitian Pan 03/26/2023

A Typical Hardware Development Flow





How do existing statically and dynamically typed HDLs accelerate design iterations in this flow?



STATICALLY TYPED HDLS: STATIC CORRECTNESS GUARANTEES



Static type checking of generators

- Verilog only checks *instances*
- proves generator invariants across for all possible parameters
- promotes high-quality generators for better design reuse

```
function Bit#(TAdd#(n,1))
                               adder(
1
      Bit#(n) a, Bit#(n) b
2
3
    );
      Bit#(n) sum; Bit#(TAdd#(n,1)) carry = 0;
4
      for (Integer i = 0; i<valueOf(n); i=i+1)</pre>
5
      begin
6
        Bit#(2) tmp = full_adder(a[i], b[i], carry[i]);
        carry[i+1] = tmp[1]; sum[i] = tmp[0];
8
9
      end
      return {carry[valueOf(n)],sum}
10
    endfunction
11
```

An Adder Generator in **Bluespec** with









Using PyMTL3 as an example

- Polymorphic test harness
 - » Enables reuse of simulation setup and TB
- Automatic property generation
 - » Enables automatic, blackbox verification







THE BEST OF BOTH WORLDS: GRADUALLY TYPED HDLS







GT-HDLS: STATIC TYPE CHECKS ON HARDWARE GENERATORS



Using PyMTL3 as an example

- Leverage Python type annotation syntax to annotate bitwidths
- Translate the bitwidth equivalence invariant into integer constraints
- Use SMT solvers to prove or disprove the invariant

```
T_Adder = TypeVar("T_Adder", bound=Bits)
   class Adder(Component, Generic[T_Adder]):
     def __init__(s, Width: Type[T_Adder]) -> None:
     def construct(s, Width: Type[T_Adder]) -> None:
8
       n = get_nbits(Width)
9
10
       # s.a and s.b have type Signal[T_Adder]
11
             = InPort(Width)
       s.a
12
             = InPort(Width)
       s.b
13
14
       # s.out has type Signal[Bits]
15
       s.out = OutPort(mk_bits(n+1))
16
Qupdate
def upblk() -> None:
   # concat arg1:
                                   Signal[Bits1]
   # concat arg2:
                                   Signal[T_Adder]
  # concat(s.carrv[n], s.sum): Signal[Bits]
   s.out @= concat(s.carry[n], s.sum)
```

LHS: n + 1 (from signal definition) RHS: 1 + n (from semantics of concat and signal definition)

not ((n+1) == (1+n)) for an integer variable n





GT-HDLS: SAFE MIXED-TYPED COMPONENT COMPOSITION



The Mixed-Typed Composition Challenge

- Statically typed components expect welltyped inputs
- errors could propagate long past the origin given ill-typed inputs

Elaboration-time guards

 generators check the given parameters against annotations

Simulation-time guards

 signal assignments check the given values against its type





A Mixed-Typed Component Composition with Statically Typed DUT (divider) and Dynamically Typed Test Bench



Example: signal coalescing

- A net data structure is used to represent signal connections
- Unoptimized: each writer-reader pair needs an assignment every cycle

rd0 rd1 wr rd2 rd3 rd4

A net structure of one (1) driver and five (5) readers. Five assignments are needed in every simulated cycle to implement the net behavior.

The unoptimized simulator uses assignment because that's where the simulationtime checks happen.

- Optimized
 - references instead of assignments;
 - assignments still used when simulation guards are required





CONCLUSION



