

Cornell University Computer Systems Laboratory



# IMPLEMENTING LOW-DIAMETER ON-CHIP NETWORKS FOR MANYCORE PROCESSORS USING A TILED PHYSICAL DESIGN METHODOLOGY

Yanghui Ou, Shady Agwa, Christopher Batten

Computer Systems Laboratory Cornell University

#### **REAL MANYCORE IMPLEMENTATIONS USE SIMPLE MESH OCNS**





KiloCore, 1000 cores, 32x32 mesh UC Davis Epiphany-V, 1024 cores, 32x32 mesh

Adapteva, Inc

#### Celerity, 496 cores, 16x31 mesh

University of Washington, University of Michigan, Cornell University, UC San Diego



### PLENTY OF NOVEL OCN TOPOLOGIES PROPOSED IN THE ACADEMIC AREA







# **GAP BETWEEN PRINCIPLE AND PRACTICE**

- Why do manycore processor implementations with 500-1000 cores continue to use simple high-diameter on-chip networks?
- Manycores require simple, low-area routers
- Manycores use standard-cell-based design
- Manycores use a tiled physical design methodology with three key constraints:
  - Design is based on tiling a homogeneous hard macro across the chip
  - All chip top-level routing between hard macros must use short wires to neighboring macros
  - 3. Timing closure for the hard macro must imply timing closure at the chip level



Hard Macros in Celerity







**Motivation** 

Manycore OCN Topologies

Manycore OCN Analytical Modeling

Manycore OCN Physical Design

**PyOCN Framework** 



Cornell University Computer Systems Laboratory

### TARGET CHIP: 16 X 16 MANYCORE



			_ 3mm	
Manycore	RISC-V Manycore Array (468 RU2DM Cores)			
Per-core Area	24,250µm²	103,500µm²		3mr
Process	16nm	16nm		
Frequency	~1GHz	500MHz		
ISA	RV32IM	RV64G		
Issue Width	Single	Dual		· · · · · · · · · · · · · · · · · · ·
L1 Memory	8KB	64KB	Component	Area (µm²)
<del>_</del>			- RV32IMAF-IO	15983

- 16x16 manycore at 1GHz using 14nm technology
- 3mm x 3mm, 185µm x 185µm per core
- Per-core area roughly corresponds to an in-order RV32IMAF processor with 4KB data cache and 4KB instruction cache



Motivation • Topologies • Analytical Modeling • Physical Design • PyOCN Framework

4KB inst. cache 9347

4KB data cache

Total

9407

34737

#### **RUCHE CHANNELS TO REDUCE THE OCN DIAMETER**





- Directly skips one or more routers
- Reduces network diameter
- Increases the number of bisection channels
- Increases router radix

Concurrently proposed with T. Jung et al, Ruche Networks: Wire-Maximal No-Fuss NoCs



Cornell University Computer Systems Laboratory

### **CONCENTRATION TO REDUCE THE OCN DIAMETER**



- Groups multiple cores together to share one router
- Reduces network diameter
- Reduces the number of routers
- Reduces the number of bisection channels
- Increases router radix



### **TILED PHYSICAL DESIGN – NO RUCHE CHANNELS**





- Only has near channel in both dimensions
- Pins are aligned to ensure short global routing







physical design



### **TILED PHYSICAL DESIGN – RUCHE FACTOR OF TWO**





 Short cross-over routing between feedthrough channel and far channel







Cornell University Computer Systems Laboratory

### **TILED PHYSICAL DESIGN – RUCHE FACTOR OF THREE**





#### Cornell University Computer Systems Laboratory

#### **TILED PHYSICAL DESIGN – FOLDED TORUS**





Short wrap-around routing at the edge

**Cornell University** 

Computer Systems Laboratory

torus-c1r0 hard macro in 1D



torus-c4r0 tiled

physical design





Motivation

Manycore OCN Topologies

#### **Manycore OCN Analytical Modeling**

Manycore OCN Physical Design

**PyOCN Framework** 



## **ANALYTICAL MODELING METHODOLOGY**



- Model the latency, area, and bandwidth analytically before doing physical design to narrow down our focus
- Router area model and channel latency model are constructed based on physical results and floorplans
- Zero-load latency is calculated analytically

$$T_{\phi} = H_R t_R + H_C t_C + \frac{L}{b}$$

- Observation
  - Router area does not scale quadratically as radix increases
  - A packet can travel a very long distance on the channel in one cycle





### **ANALYTICAL MODELING RESULTS**







- Moderate ruche factor improves bandwidth and/or reduces area
- Moderate concentration reduces latency at similar bandwidth and area
- Increasing ruche factor does not necessarily improves latency as it may lead to narrower channels which increases serialization latency







Motivation

Manycore OCN Topologies

Manycore OCN Analytical Modeling

#### **Manycore OCN Physical Design**

**PyOCN Framework** 



### HARD MACRO DESIGN METHODOLOGY

- Map global timing constraints to local timing constraints
- Use three metal layers for local horizontal routing (M2, M4, M6), three layers for vertical routing (M3, M5, M7)
- Connect "dummy cores" to the injection and ejection ports of the router to prevent ASIC toolflow from optimizing away any logic
- Use routing and placement blockages to prevent the ASIC toolflow from using the routing resources reserved for the real cores



mesh-c1r2 global constraints









#### **EXAMPLE HARD MACROS**







### **COMPOSING HARD MACROS AT CHIP TOP-LEVEL**





- 1. Design is based on tiling a homogeneous hard macro across the chip
- 2. All chip top-level routing between hard macros must use short wires to neighboring macros
- 3. Timing closure for the hard macro must imply timing closure at the chip level



### MACRO-LEVEL RESULTS FOR PROMISING TOPOLOGIES





- Increasing bandwidth leads to increase in area for all topologies
- Increasing concentration and ruche factor leads to lower latency & lower Area







Motivation

Manycore OCN Topologies

Manycore OCN Analytical Modeling

Manycore OCN Physical Design

#### **PyOCN Framework**



Cornell University Computer Systems Laboratory







Cornell University Computer Systems Laboratory

### **PYOCN IS OPEN-SOURCED, PACKAGED, AND PUBLISHED**



#### **Open-Sourced on GitHub** https://github.com/cornell-brg/pymtl3-net

cornell-brg / pymtl3-net	⊕ Unswith + 8 ♦ Unstar 4 ¥ Fark 0		
O Code O Issues # O Pull	requests & III Projects & III Wall III Security In Insights O Settings		
hoject repo for the POSH on-cl	hip network generator		
fartage topics	Linear Contraction		
Q 538 conmits	README and		
Branch: master + New pull re			
👪 yadd tonak default value	<i>โอโลส์สังสีฟงี</i>		
B bfynet	1-000011		
B channel	rand and a second		
B cmeshnet			
M crossbar			
ill docs	PyOCN (PyMTL-OCN Generator) is a parameterizable and powerful OCN (on-chip network) generator to penarate synthesizable Verilian for different OCNs based on user-specified configurations is a settered size		
it examples	topology, number of virtual channels, routing strategy, switching arbitration, etc.). It comes with PyMTL		
B meshnet	implementation and is the first one to provide functional-level (FL), cycle-level (CL), and register-transfer-level (RTL) modeling for building OCNs. Furthermore, POSti OCN Generator is open-source with a modular device.		
its netsins	and standardized interfaces between modules. The configurability and extensibility are maximized by its		
W ecs.pclb	parametrization system to fit in various research and industrial needs.		
Bi pymti3_net	Demo		
Bit regresphet	We have a dema of real it follow-then it ill?"have "an invest?", not demail, which shows the law features of		
Bt ringnet	PyOCN.		
Bt router	Belated autolications		
ill script	Related publications		
Bit terusnet	Cheng Tan, Yanghui Ou, Shunning Jiang, Peltian Pan, Christopher Torng, Shady Agwa, and Christopher		
E grignere	Batten. "PyOCN: A Unified Framework for Modeling, Testing, and Evaluating On-Chip Networks." 37th IEEE International Conference on Computer Design. (ICCD-37), Nov 2019.		
E symti-sythan-path	Shunning Jang, Christopher Torng, and Christopher Batten, 'An Open-Source Python-Based Hardware		
E travis.yml	Generation, Simulation, and Verification Framework." First Workshop on Open-Source EDA Technology		
E LICENSE	(WOSET'18) held in conjunction with ICCAD-37, Nov. 2018.		
E README.md	<ul> <li>Shunning Jiang, Berkin Ibeyi, and Christopher Batten. 'Mamba: Closing the Performance Gap in Production Medican Development Economics' 55th ACM/IEEE Device Adversion Court (NAC 55).</li> </ul>		
8 codecovymi	2018.		
E contrast.py	License		
E pytest.ini	License		
E requirements.txt	PyOCN is offered under the terms of the Open Source Initiative BSD 3-Clause License. More information about		
E setup py	this licence can be found field:		
	http://choosealicense.com/licenses/bad-3-clause		
	<ul> <li>unit/Uniteranter sufficience/carrier.s.r.range</li> </ul>		
	Installation		
	PyOCN requires Python3.7 and has the following additional prerequisites:		
	graphulz, verilator		
	<ul> <li>git, Python headers, and lbffi</li> </ul>		
	<ul> <li>virtualerw</li> </ul>		

#### Packaged on PyPi https://pypi.org/project/pymtl3-net

#### To create a virtual environment and install pymtl3net along with all of its dependencies:

% python3 -m venv \${HOME}/venv/pymtl3 % source \${HOME}/venv/pymtl3/bin/activate % pip install pymtl3-net

#### To test a 4-terminal ring with with a single packet:

#### To simulate a 2x2 mesh with specific injection rate:

#### To simulate a 2x2 mesh across injection rates:

#### To generate a 4x4 mesh Verilog RTL:

% pymtl3-net gen mesh --ncols 4 --nrows 4

#### IEEE Int'l Conf. on Computer Design (ICCD-37), November 2019

Appears in the Proceedings of the 37th IEEE Int'l Conf. on Computer Design (ICCD-37), November 2019

#### PyOCN: A Unified Framework for Modeling, Testing, and Evaluating On-Chip Networks

Cheng Tan, Yanghui Ou, Shanming Asang, Peitian Pan, Christopher Torug, Shady Agwa, Christopher Batten School of Electrical and Computer Engineering, Connell University, Bhaca, NY (c535, vpds, sp54, pp48, cp46, sp72, patients) of connell.edu

Abstract—There is a growing heterod in the open-source bardware neverant its amortin non-certain combining cosh by uing plag-and-play system-an-ship SoC1 designs, where the crossmanization among different components in prevential by an onchip instructure. (NC) that is similable for a specific SoC design everation of the second second second second second second involves diverse research methodologies to reducing polymeration, area, energy, and a dang, and and an energy of the second methods of the second second

1. INTRODUCTION

On-chip networks (OCNs) play a significant role in chip de-

sign across many different domains. Embedded SoCs can in-

clude tens of homogeneous or heterogeneous cores to meet

performance and power requirements [18, 41], high-end cloud

servers can include tens to hundreds of cores to enable high-

handreds of processing elements for domain-specific comput-

ing [12, 13, 26, 30]. At the same time, the costs of chip design

and verification are rising. In response, there is growing inter-

est in open-source hardware design based on plug-and-play SoC

Unfortunately, building an OCN that is suitable for a specific

frameworks, where the communication between components

SoC design requires exploring a large design space (e.g., network size, channel bandwidth, topologies, routing algorithms,

flow control schemes, arbitration techniques, physical floor

planning, and wire routing) using a combination of high- and

low-level modeling to accuntely estimate performance, area,

energy, and timing. For example, OCN cycle-level simulators

are widely used today and provide rich configuration options for

early-stage design-space exploration [1,3,10,21,42]. However,

the convenience in using CL models must be balanced against

decreased accuracy and no path to real hardware implementa-

tions. There are a number of OCN register-transfer-level (RTL)

generators that produce synthesizable Verilog to drive an evaluation of area, energy, and timing [11, 15–17, 29, 35]. These low-

level generators can be difficult to use and lack support for fast

simulation. Some OCN design frameworks combine various re-

search methodologies together to facilitate design space explo-

ration [6, 37]. However, area, energy, and timing characteriza-

provided by an on-chip interconnection network.

erformance computing [8, 44], and accelerators can include

Abstract—There is a growing interest in the open-source hard are morement to assert as non-recording engineering comb by usphysicandlay systema-abdy to 5C adapts, where the comnatization among different components is provided by an onin interest content and effectively characterize performance, area, energy, and timing across a large design space.

This paper presents PJOCN, a united framework for modeling, testing, and evaluating on-chip anterconnection networks. The concrete contributions of this work are the following: (1) PJOCN enables multi-level modeling to facilitate rapid design-space exploration and OCN implementation; (2) PJ-OCN provides sophisticated test harmenses for testing OCN designs modeled at different abstraction levels; presente synthesizable Verilog, and drive a commercial standard-cell-based toellow for characterizing OCN mera, energy, and is ming.

II. RELATED WORK

Table I summarizes the state-of-the-art OCN research methodologies and compares them to PyOCN.

A. Modeling OCNs

Existing state-of-the-art OCN simulators struggle to balance rapid design-space exploration tropaining high-lowel design abstractions) and accurate estimation of area, energy, and timing (requiring low-level detailed modeling).

Ct. Middling – Many widely used no-chip network simulations use CL modeling for early design-space exploration while worthying functional- and cyclo-level behavior [1, 3, 10, 21, 31, 42]. Unfortunately, these simulators do not support RTL modeling and cannot easily prenetative synthesizable Veroleg, which is essential for accurate evaluation of area, energy, and timing. As an exception, Nosim [9] is a cycle-level OR wise simulator data and explored in SystemC with some capacity for power estimation. All basic elements of the OCN in Noxim are also modeled in VHDL and are synthesized with a 65 nm CMOS standard cell blazer at fulfills to nested statistical neuron andoxis.

binary at IGIR to provide statistical power analysis. RTL Modeling – On the other hand. OCN generators use RTL modeling to accurately characterize area, energy, and timing, but they lack the high-level design abstractions that enable find design-space exploration [11], 25, 35]. For example, Open5-MART [29] is an OCN RTL generator for a wide range of ddferent network configurations. Unfortunately, simulating generated RTL can easily limit rapid design-space exploration over large neuronet space.

**BL Modeling** – Finally, OCN frameworks rarely take physical-level (PL) modeling considerations into account (e.g., macro- and micro-floorplanning), which is critical for effectively building complex OCNs. One exception is SUN-MAP [33], which enables PL modeling in OCN generation and uses a floorplanning algorithm [2] to minimize the estimated area and wire lengths for specific applications.



Cornell University Computer Systems Laboratory

PyMTL3





- We present a tiled physical design methodology to implement low-diameter OCNs for manycore processors
- We analyze the latency, area, and bandwidth tradeoffs of 12 topologies with different concentration and ruche factor
- Long channels are the key to fully exploiting the VLSI wiring capability but must leverage a tiled physical design methodology
- Moderate concentration and ruching can reduce latency at similar area and bisection bandwidth

This work was supported in part by NSF CRI Award #1512937, DARPA POSH Award #FA8650-18-2-7852, and equipment, tool, and/or physical IP donations from Intel, Synopsys, and Cadence.

