PyMTL3

A Python Framework for Hardware Modeling, Generation, Simulation, and Verification

https://pymtl.github.io


Christopher Batten

Electrical and Computer Engineering Cornell University

PyMTL3 Motivation

Vertically Integrated Research Methodology

Our research group focuses on accelerator-centric system-on-chip design across the computing stack including applications, programming frameworks, compiler optimizations, runtime systems, instruction set design, microarchitecture design, and VLSI implementation



Christopher Batten Spring 2023 @ NVIDIA 2 / 48

Projects in the Batten Research Group

Computer Architecture


PyMTL3 Framework

HPCA'21/'23, ISCA'20, MICRO'22/18/'17

- Integrated Rack-Scale Acceleration for Computational Pangenomics
- Ephemeral Vector Arch Using Processing-in-SRAM
- big.TINY Arch for Dynamic Task-Level Parallelism

GTCTCAAAAAAATTT-----TATATATA Graph-Based Genomic Analysis TGTCTCAAAAAAAATTT-----TATATATA TAGGCTAGAT TGTCTCAAAAAAAAA GGCC TATATATATATAATTATGTA TGTCTCAAAAAAAAATTT--TATATATATATGTA TGTCTCAAAAAAAAATTT--TATATATATAT GCTA TATGTA

Domain-Specific Compilation Flows



Themes

Power Performance **Programmability** Post-CMOS

Vertically Driven Research Approach

- Spans Entire Computing Stack
- FPGA Prototypes/Emulation
- ASIC Test Chip Tapeouts

Digital VLSI & Circuits


ISCAS'20, NOCS'20, VLSI'19, TCAS-I'18


- Accelerator-Centric Prototypes in TSMC16nm, GF12nm
 - Bit-Serial/Bit-Parallel Bit-Line Computing with SRAM
 - Chip-Level Silicon Photonic Interconnection Networks

Electronic Design Automation

TCAD'22, DAC'21/'18, IEEE D&T'21, IEEE Micro'20, ICCD'19

- Productive Hardware Modeling, Generation, Simulation, Testing
- New On-Chip Network Logical and Physical Design Generators
- HLS Methodologies for Dynamic Task-Level Parallelism





Multi-Level Modeling Methodologies

Applications

Algorithms

Compilers

Instruction Set Architecture

Microarchitecture

VLSI

Transistors

Functional-Level Modeling

Behavior

Cycle-Level Modeling

- Behavior
- Cycle-Approximate
- Analytical Area, Energy, Timing

Register-Transfer-Level Modeling

- Behavior
- Cycle-Accurate Timing
- Gate-Level Area, Energy, Timing

Multi-Level Modeling Methodologies

Multi-Level Modeling Challenge

FL, CL, RTL modeling
use very different
languages, patterns,
tools, and methodologies

SystemC is a good example of a unified multi-level modeling framework

Is SystemC the best we can do in terms of **productive** multi-level modeling?



- Algorithm/ISA Development
- MATLAB/Python, C++ ISA Sim

Cycle-Level Modeling

- Design-Space Exploration
- C++ Simulation Framework
- SW-Focused Object-Oriented
- gem5, SESC, McPAT

Register-Transfer-Level Modeling


- Prototyping & AET Validation
- Verilog, VHDL Languages
- HW-Focused Concurrent Structural
- EDA Toolflow

Traditional RTL Design Methodologies


PyMTL3 JIT

HDL Hardware Description Language

PyMTL3 Framework



HPF Hardware Preprocessing Framework




Example: Genesis2


- Fast edit-sim-debug loop
- Single language for structural, behavioral, + TB
- Difficult to create highly parameterized generators
- X Slower edit-sim-debug loop
- Multiple languages create "semantic gap"
- Easier to create highly parameterized generators

Is Chisel the best we can do in terms of a productive RTL design methodology?

HGF Hardware Generation Framework




- ★ Slower edit-sim-debug loop
- Single language for structural + behavioral
- Easier to create highly parameterized generators
- Cannot use power of host language for verification



PyMTL3 Motivation

Python-based hardware generation, simulation, and verification framework which enables productive multi-level modeling and RTL design



Christopher Batten

Spring 2023 @ NVIDIA

PyMTL3: A Python Framework for Hardware Modeling, Generation, Simulation, and Verification

PyMTL3 Motivation

PyMTL3 Framework [IEEE Micro'20,DAC'21]


PyMTL3 in Practice

PyMTL3 JIT [DAC'18]

PvMTL3 Motivation

PyMTL3 Testing
[IEEE Design&Test'21]

PyMTL3 Gradual Typing [LATTE'23]



PyMTL3: A Python Framework for Hardware Modeling, Generation, Simulation, and Verification

PyMTL3 Motivation

PyMTL3 Framework
[IEEE Micro'20,DAC'21]


PyMTL3 in Practice

PyMTL3 JIT [DAC'18]

PvMTL3 Motivation

PyMTL3 Testing
[IEEE Design&Test'21]

PyMTL3 Gradual Typing [LATTE'23]





- PyMTL2: https://github.com/cornell-brg/pymtl
 - released in 2014


PyMTL3 Motivation

- extensive experience using framework in research & teaching
- PyMTL3: https://github.com/pymtl/pymtl3

 - adoption of new Python3 features
 - > significant rewrite to improve productivity & performance
 - cleaner syntax for FL, CL, and RTL modeling
 - completely new Verilog translation support
 - first-class support for method-based interfaces

PyMTL3 Motivation

The PyMTL3 Framework



Christopher Batten Spring 2023 @ NVIDIA 10 / 48

PyMTL3 High-Level Modeling

PyMTL3 in Practice

```
1 class QueueFL( Component ):
    def construct( s, maxsize ):
      s.q = deque( maxlen=maxsize )
3
   @non_blocking(
      lambda s: len(s.q) < s.q.maxlen )</pre>
   def enq( s, value ):
      s.q.appendleft( value )
8
9
   @non_blocking(
10
      lambda s: len(s.q) > 0)
11
   def deq( s ):
      return s.q.pop()
13
```

- FL/CL components can use method-based interfaces
- Structural composition via connecting methods

```
q1
                                 q2
                 dea
                          ena
                                      deq deq
eng l
    eng
```

14 class DoubleQueueFL(Component):


```
def construct( s ):
     s.enq = CalleeIfcCL()
     s.deq = CalleeIfcCL()
17
18
     s.q1 = QueueFL(2)
19
     s.q2 = QueueFL(2)
20
     connect( s.q2.deq, s.deq
24
     @update
     def upA():
26
       if s.q1.deq.rdy() and s.q2.enq.rdy():
27
         s.q2.eng( s.q1.deq() )
28
```

PyMTL3 Motivation

PyMTL3 Low-Level Modeling

PyMTL3 in Practice

```
from pymtl3 import *
2
   class RegIncrRTL( Component ):
4
     def construct( s, nbits ):
5
        s.in = InPort ( nbits )
       s.out = OutPort( nbits )
7
       s.tmp = Wire ( nbits )
8
9
       @update_ff
10
       def seq_logic():
11
          s.tmp <<= s.in_
12
13
       @update
14
       def comb_logic():
15
          s.out @= s.tmp + 1
16
```




PyMTL3 Testing

- Hardware modules are Python classes derived from Component
- construct method for constructing (elaborating) hardware
- ports and wires for signals
- update blocks for modeling combinational and sequential logic

PyMTL3 Motivation


PvMTL3 Testing

SystemVerilog RTLIR/Translation Framework



- RTLIR simplifies RTL analysis passes and translation
- Translation framework simplifies implementing new translation passes

SystemVerilog Translation and Import



- Translation+import enables easily testing translated SystemVerilog
- Also acts like a JIT compiler for improved RTL simulation speed
- Can also import external SystemVerilog IP for co-simulation

PvMTL3 Motivation

Translating to Readable SystemVerilog

PyMTL3 Motivation

- Readable signal names
- Generates useful comments
- Simple type inference for temporary variables

```
module StepUnit
  input logic [0:0]
                        clk,
  input logic [0:0]
                        reset.
  input logic [31:0]
                        sum1_in,
 output logic [31:0]
                        sum1_out,
  input logic [31:0]
                        sum2_in,
  output logic [31:0]
                        sum2_out,
  input logic [15:0]
                        word_in
  // Temporary wire definitions
 logic [31:0] __up_step$temp1;
 logic [31:0] __up_step$temp2;
 // PYMTL SOURCE:
 // ...
  always_comb begin : up_step
    __up_step$temp1 = {{16{1'b0}}},word_in} + sum1_in;
    sum1_out = __up_step$temp1 & 32'd65535;
    __up_step$temp2 = sum1_out + sum2_in;
    sum2_out = __up_step$temp2 & 32'd65535;
  end
endmodule
```

PyMTL3 Gradual Typing

Christopher Batten Spring 2023 @ NVIDIA 15 / 48

PyMTL3 Testing

What is PyMTL3 for and not (currently) for?

PyMTL3 is for ...

Taking an accelerator design from concept to implementation

PyMTL3 in Practice

- Construction of highly-parameterizable CL models
- Construction of highly-parameterizable RTL design generators
- Rapid design, testing, and exploration of hardware mechanisms
- Interfacing models with other C++ or Verilog frameworks

PyMTL3 is not (currently) for ...

- Python high-level synthesis
- Many-core simulations with hundreds of cores
- Full-system simulation with real OS support
- Users needing a complex OOO processor model "out of the box"

PyMTL3: A Python Framework for Hardware Modeling, Generation, Simulation, and Verification

PyMTL3 Motivation


PyMTL3 Framework [IEEE Micro'20, DAC'21]

PyMTL3 in Practice

yMTL3 JIT [DAC'18]

PyMTL3 Testing [IEEE Design&Test'21]

MTL3 Gradual Typing [LATTE'23]



PyMTL for Cycle-Level Modeling

PyMTL for RTL Modeling

Appears in the Proceedings of the 47th Int'l Symp. on Microarchitecture (MICRO-47), December 2014

Architectural Specialization for Inter-Iteration Loop Dependence Patterns

Shreesha Srinath, Berkin Ilbeyi, Mingxing Tan, Gai Liu, Zhiru Zhang, and Christopher Batten
School of Electrical and Computer Engineering, Cornell University, Ithaca, NY
[ss2783,bi45,mt453,gl387,zhiruz,cbatten]@cornell.edu

Using Intra-Core Loop-Task Accelerators to Improve the Productivity and Performance of Task-Based Parallel Programs

Ji Kim Shunning Jiang Christopher Torng Moyang Wang
Shreesha Srinath Berkin Ilbeyi Khalid Al-Hawaj Christopher Batten
School of Electrical and Computer Engineering, Cornell University, Ithaca, NY
{ jyk46, sj634, clt67, mw828, ss2783, bi45, ka429, cbatten }@cornell.edu

Appears in the Proceedings of the 51st ACM/IEEE Int'l Symp. on Microarchitecture (MICRO-51), October 2018

An Architectural Framework for Accelerating Dynamic Parallel Algorithms on Reconfigurable Hardware

Tao Chen, Shreesha Srinath, Christopher Batten and G. Edward Suh
Cornell University
Ithaca, NY 14850, USA
{tc466, ss2783, cbatten, gs272}@cornell.edu

Appears in the Proceedings of the Int'l Symp. on Networks-on-Chips (NOCS-14), September 2020

Implementing Low-Diameter On-Chip Networks for Manycore Processors Using a Tiled Physical Design Methodology

Special Session Paper

Yanghui Ou, Shady Agwa, Christopher Batten School of Electrical and Computer Engineering, Cornell University, Ithaca, NY { yo96, sr972, cbatten }@cornell.edu

Appears in the Proceedings of the 27th IEEE Int'l Symp. on High-Performance Computer Architecture (HPCA-27), Feb 2021

Ultra-Elastic CGRAs for Irregular Loop Specialization

Christopher Torng^{2*}, Peitian Pan¹, Yanghui Ou¹, Cheng Tan¹, and Christopher Batten¹

Cornell University, Ithaca, NY ²Stanford University, Stanford, CA { clt67, pp482, yo96, ct535, cbatten }@cornell.edu

Appears in the Proceedings of the 55th ACM/IEEE Int'l Symp. on Microarchitecture (MICRO-55), October 2022








big.VLITTLE: On-Demand Data-Parallel Acceleration for Mobile Systems on Chip

Tuan Ta, Khalid Al-Hawaj, Nick Cebry, Yanghui Ou, Eric Hall, Courtney Golden, and Christopher Batten School of Electrical and Computer Engineering, Cornell University, Ithaca, NY {qtt2,ka429,nfc35,yo96,ewh73,ckg35,cbatten}@cornell.edu

PyMTL has be used in many chip tapeouts




- Simple RISC-V cores
- Coarse-grain reconfigurable arrays
- Clustered manycore architectures


- Mesh on-chip networks
- Crossbar interconnects

PyMTL3 Motivation

BRG Test Chip #1 (2016)




PyMTL3 Motivation




RISC processor, 16KB SRAM, HLS-generated accelerator 2x2mm, 1.2M-trans, IBM 130nm 95% done using PyMTL2

Christopher Batten Spring 2023 @ NVIDIA 20 / 48

BRG Test Chip #2 (2018)







Four RISC-V RV32IMAF cores with "smart" sharing of L1\$/LLFU 1x1.2mm, 6.7M-trans, TSMC 28nm 95% done using PyMTL2


Christopher Batten Spring 2023 @ NVIDIA 21 / 48

BRG Test Chip #5 (2022)



PyMTL3 Motivation





- Three undergraduates → MEng
- 2×2.5mm in TSMC 180nm
- RISC-V RV32IM micro-controller
- 16KB of instruction SRAM, 16KB of data SRAM
- SPI interface for config, SPI master, GP I/O
- 100% done using PyMTL3 (including chip bring-up)


Celerity SoC: BNN Xcel for DARPA CRAFT (2017)

Target Workload: High-Performance Embedded Computing

- \triangleright 5 × 5mm in TSMC 16 nm FFC
- 385 million transistors
- ► 511 RISC-V cores

PyMTL3 Motivation

- ▶ 496-core tiled manycore
- ▶ 10-core low-voltage array
- 1 BNN accelerator
- 1 synthesizable PLL
- 1 synthesizable LDO Vreg
- 3 clock domains
- 672-pin flip chip BGA pkg
- 9-months from PDK access to tape-out




[HotChips'17,IEEE Micro'18,VLSI'19,SSCL'19]

Cifery SoC: TinyCore Cluster for DARPA POSH (2021)

4 × 4mm in GF 12 nm


PyMTL3 Motivation


- 450 million transistors
- 4 Linux-capable Ariane cores
- 1 Embedded FPGA
- 3 TinyCore clusters
 - 6 RISC-V RV32IMAF cores
 - 4KB private L1 data cache
 - Pairs share icache, MDU, FPU
 - Software-centric coherence
- Mesh-based on-chip network



[CICC'23]

HammerBlade SoC: CGRA for DARPA SDH (2022)






- Elastic latency-insensitive interfaces simplify compilation & MC integration
- 32-bit fxp/fp add, subtract, multiply, madd, accumulator
- copy0, copy1, sll, srl, and, or, xor, eq, ne, gt, geq, lt, leq
- phi and branch for control flow
- concurrent routing bypass paths


PyMTL3 Motivation

PyMTL3 for Undergraduate and Graduate Courses



Computer Arch Course

Labs use PyMTL for verification, PyMTL or Verilog for RTL design








Chip Design Course

Labs use PyMTL for verification, PyMTL or Verilog for RTL design, standard ASIC flow



Four student projects
All use PyMTL for testing
Two use PyMTL for design



```
% python3 -m venv pymtl3
                             >>> from pymtl3.examples.ex00_quickstart \
% source pymtl3/bin/activate
                                   import FullAdder
% pip install pymtl3
                             >>> import inspect
% python
                             >>> print(inspect.getsource(FullAdder))
                             >>> fa = FullAdder()
>>> from pymtl3 import *
                             >>> fa.apply(
>>> a = Bits8(6)
                                      DefaultPassGroup(textwave=True) )
                             >>> fa.sim reset()
>>> a
>>> b = Bits8(3)
                             >>> fa.a @= 0
>>> b
>>> a | b
                             >>> fa.b @= 1
>>> a << 4
                             >>> fa.cin @= 0
                             >>> fa.sim_tick()
>>> c = (a << 4) | b
                             >>> fa.a @= 1
>>> c
>>> c[4:8]
                             >>> fa.b @= 0
                             >>> fa.cin @= 1
                             >>> fa.sim_tick()
                             >>> fa.print_textwave()
```

PyMTL3: A Python Framework for Hardware Modeling, Generation, Simulation, and Verification

PyMTL3 Motivation


PyMTL3 Framework [IEEE Micro'20, DAC'21]

PyMTL3 in Practice

PyMTL3 JIT [DAC'18]

PyMTL3 Testing [IEEE Design&Test'21]

MTL3 Gradual Typing [LATTE'23]




PyMTL3 Testing

PyMTL3 Testing


Evaluating HDLs, HGFs, and HGSFs

- Apple-to-apple comparison of simulator performance
- 64-bit radix-four integer iterative divider
- All implementations use same control/datapath split with the same level of detail
- Modeling and simulation frameworks:
 - Verilog: Commercial verilog simulator, Icarus, Verilator
 - HGF: Chisel
 - ▶ HGSFs: PyMTL, MyHDL, PyRTL, Migen




PyMTL3 Motivation

- Higher is better
- Log scale (gap is larger than it seems)
- Commercial Verilog simulator is 20× faster than Icarus
- Verilator requires C++ testbench, only works with synthesizable code, takes significant time to compile, but is 200× faster than Icarus




Chisel (HGF) generates Verilog and uses Verilog simulator

PyMTL3 Motivation




Using CPython interpreter, Python-based HGSFs are much slower than commercial Verilog simulators; even slower than Icarus!

Christopher Batten Spring 2023 @ NVIDIA 30 / 48



► Using PyPy JIT compiler, Python-based HGSFs achieve ≈10× speedup, but still significantly slower than commercial Verilog simulator


Christopher Batten Spring 2023 @ NVIDIA 30 / 48



- Hybrid C/C++ co-simulation improves performance but:
 - only works for a synthesizable subset

PyMTL3 Motivation

PyMTL3 Motivation



 PyMTL3 achieves impressive simulation performance by co-optimizing the framework and JIT

Christopher Batten Spring 2023 @ NVIDIA 30 / 48

PyMTL3 Performance

Technique	Divider	1-Core	16-core	32-core
Event-Driven	24K CPS	6.6K CPS	155 CPS	66 CPS
JIT-Aware HGSF				
+ Static Scheduling	$13 \times$	$2.6 \times$	1×	1.1×
+ Schedule Unrolling	16×	24 ×	$0.4 \times$	$0.2 \times$
+ Heuristic Toposort	$18 \times$	26 ×	$0.5 \times$	$0.3 \times$
+ Trace Breaking	19×	$34 \times$	$2\times$	$1.5 \times$
+ Consolidation	27×	$34 \times$	47×	42×
HGSF-Aware JIT				
+ RPython Constructs	96×	48×	62×	61×
+ Huge Loop Support	96×	49×	65×	$67 \times$

- ► RISC-V RV32IM five-stage pipelined cores
- Only models cores, no interconnect nor caches

Christopher Batten Spring 2023 @ NVIDIA 31 / 48

PyMTL3: A Python Framework for Hardware Modeling, Generation, Simulation, and Verification

PyMTL3 Motivation

PyMTL3 Framework [IEEE Micro'20,DAC'21]


PyMTL3 in Practice

PyMTL3 JIT [DAC'18]

PyMTL3 Motivation


PyMTL3 Testing
[IEEE Design&Test'21]

PyMTL3 Gradual Typing [LATTE'23]



Testing RTL Design Generators is Challenging

Testing a specific ring network instance requires a number of different test cases




```
test_ring_1pkt_2x2_0_chn1
test_ring_2pkt_2x2_0_chn1
test_ring_2pkt_2x2_0_chn1
test_ring_self_2x2_0_chn1
test_ring_clockwise_2x2_0_chn1
test_ring_aclockwise_2x2_0_chn1
test_ring_neighbor_2x2_0_chn1
test_ring_tornado_2x2_0_chn1
test_ring_backpressure_2x2_0_chn1
...
```

Ideal testing technique:

- 1. Detect error quickly with **small number of test cases**
- 2. The failing test case has **minimal number of transactions**
- 3. The bug trace has **simplest transactions**
- 4. The failing test case has the simplest design

```
pkt( src=0, dst=1, payload=0xdeadbeef )
pkt( src=0, dst=3, payload=0x00000003 )
pkt( src=1, dst=0, payload=0x00010000 )
pkt( src=1, dst=2, payload=0x00010002 )
pkt( src=2, dst=1, payload=0x00020001 )
pkt( src=2, dst=3, payload=0x00020003 )
pkt( src=3, dst=2, payload=0x00030002 )
pkt( src=3, dst=0, payload=0x00030000 )
pkt( src=0, dst=1, payload=0x00001000 )
pkt( src=1, dst=2, payload=0x10002000 )
pkt( src=2, dst=3, payload=0x20003000 )
pkt( src=3, dst=0, payload=0x30000000 )
pkt( src=0, dst=3, payload=0x00003000 )
pkt( src=1, dst=0, payload=0x10000000 )
pkt( src=2, dst=1, payload=0x20001000 )
pkt( src=3, dst=2, payload=0x30002000 )
```



A design generator can have many parameters: topology, routing, flow control, channel latency

Software Testing Techniques

- Complete Random Testing (CRT)
 - Randomly generate input data
 - Detects error quickly
 - Debug complicated test case
- Iterative Deepened Testing (IDT)
 - Gradually increase input complexity

 - Takes many test cases to find bug
- Property-Based Testing (PBT)
 - Search strategies, auto shrinking
 - Detects error quickly
 - Produces minimal failing test case
 - Increasingly state-of-the-art in software testing

```
def gcd( a, b ):
  while b > 0:
    a, b = b, a \% b
  return a
def test_crt():
  for _ in range( 100 ):
    a = random.randint( 1, 128 )
    b = random.randint(1, 128)
    assert gcd( a, b ) == math.gcd( a, b )
def test_idt():
  for a_max in range( 1, 128 ):
    for b_max in range( 1, 128 ):
      assert gcd( a, b ) == math.gcd( a, b )
@hypothesis.given(
  a = hypothesis.strategies.integers( 1, 128 ),
  b = hypothesis.strategies.integers( 1, 128 ),
def test_pbt( a, b ):
  assert gcd( a, b ) == math.gcd( a, b )
```

PyH2 Creatively Adopts PBT for SW to Test HW

- PyH2 combines PyMTL3, a unified hardware modeling framework, with Hypothesis, a PBT framework for Python software and creates a property-based testing framework for hardware
- PyH2 leverages PBT to explore not just the input values for an RTL design but to also explore the parameter values used to configure an RTL design generator


	CRT	IDT	PyH2
Small number of test cases to find bug	\checkmark	Χ	\checkmark
Small number transactions in bug trace	X	\checkmark	\checkmark
Simple transactions in bug trace	X	\checkmark	\checkmark
Simple design instance for bug trace	Х	√	\checkmark


Christopher Batten Spring 2023 @ NVIDIA 35 / 48

PyMTL3 Motivation

PyH2 Example: GCD Unit Generator

PyMTL3 in Practice





GCD unit w/ or w/o input FIFO, parameterized by FIFO size, bitwidth of input

Complete Random Testing


Randomly pick size of input FIFO and bitwidth of data. randomly generate a sequence of transactions

Iterative Deepened Testing

Gradually increase size of input FIFO, bitwidth, and range of input value

Results of Applying PyH2 to GCD Unit Generator

PyMTL3 in Practice




Four directed bugs

- q-rd-ptr: read pointer of input FIFO does not increment when a message is dequeued (need 2+ entry FIFO to observe bug)
- q-wr-ptr: write pointer of input FIF Odoes not wrap around when FIFO is full (need 2+ entry FIFO to observe bug)
- gcd-idle: not check valid signal in IDLE
- gcd-done: not check ready signal in DONE
- 200 trials each

100 randomly injected bugs

- Each random bug has two trials
- Randomly mutate expression in source code

Results of Applying PyH2 to GCD Unit Generator



Christopher Batten Spring 2023 @ NVIDIA 38 / 48

PyMTL3 Motivation

Failing Test Case Shrinking Example

```
test case #0
                                                                  shrinking...
- nbits = 4
                                                                  - nbits = 4
- qsize = 0
                                                                  - qsize = 2
- ntrans = 1
                                                                  - ntrans = 1
- seq = [TestVector(a=1, b=1)]
                                                                  - seq = [TestVector(a=2, b=2)]
test case #1
- nbits = 31
                                                                   - nbits = 4
- qsize = 0
                                                                  - qsize = 2
- ntrans = 4
                                                                  - ntrans = 1
- seq = [TestVector(a=38, b=75), TestVector(a=33, b=72),
                                                                  - seq = [TestVector(a=1, b=2)]
        TestVector(a=111, b=41), TestVector(a=9, b=113)]
                                                                  shrinking...
                     Original Failing
                                                                 - nbits = 4
- nbits = 27
                                                                  - qsize = 1
                     Test Case
- qsize = 10
                                                                  - ntrans = 1
                                                                  - seq = [TestVector(a=2, b=2)]
- ntrans = 3
- seq = [TestVector(a=83, b=100), TestVector(a=128, b=21),
                                                                  Falsifying example: _run_hypothesis(nbits=4, qsize=2, src_intv=0,
        TestVector(a=38, b=66)]
                                                                  sink intv=0, seq=data(...))
shrinking...
                                                                  Draw 1: [TestVector(a=1, b=1), TestVector(a=2, b=2)]
- nbits = 24
                                                                  shrinking...
- asize = 14
- ntrans = 4
                                                                  - nbits = 4
- seq = [TestVector(a=104, b=53), TestVector(a=113, b=99),
                                                                  - qsize = 2
        TestVector(a=110, b=81), TestVector(a=114, b=86)]
                                                                  - ntrans = 2
                                                                  - seq = [TestVector(a=1, b=1), TestVector(a=2, b=2)]
shrinking...
                                                                  - bug found with 3 test Minimized Failing
- nbits = 8
- qsize = 4
- ntrans = 2
                                                                  - failing test case:
                                                                                           Test Case
- seg = [TestVector(a=42, b=92), TestVector(a=67, b=6)]
                                                                  + ntrans = 2
                                                                  + nbits = 4
                                                                  + qsize = 2
                                                                  + seq = [TestVector(a=1, b=1), TestVector(a=2, b=2)]
                                                                  + avg_value = 1.5
```

PyMTL3: A Python Framework for Hardware Modeling, Generation, Simulation, and Verification

PyMTL3 Motivation

PyMTL3 Framework [IEEE Micro'20,DAC'21]


PyMTL3 in Practice

PyMTL3 JIT [DAC'18]

PyMTL3 Motivation

PyMTL3 Testing
[IEEE Design&Test'21]

PyMTL3 Gradual Typing
[LATTE'23]



Statically Typed HDLs

Gradually Typed HDLs

Dynamically Typed HDLs



PyMTL3 Motivation

- ✓ Static correctness guarantees on generators
- ✓ Fast simulation
- X Limited testing & verification productivity

- ✓ Static correctness guarantees on generators
- ✓ High testing & verification productivity
- Disciplined mixedtype component composition
- ✓ Simulation perf optimizations

- ✓ High testing & verification productivity
- X No static correctness guarantees
- Slow simulation

Gradually Typed HDLs Enable Statically Type Checking Hardware Generators


```
T_Adder = TypeVar("T_Adder", bound=Bits)
   class Adder(Component, Generic[T_Adder]):
     def __init__(s, Width: Type[T_Adder]) -> None:
     def construct(s, Width: Type[T_Adder]) -> None:
       n = get_nbits(Width)
10
       # s.a and s.b have type Signal[T_Adder]
11
             = InPort(Width)
12
             = InPort(Width)
13
       # s.out has type Signal[Bits]
15
       s.out = OutPort(mk_bits(n+1))
16
17
       # s.fa has type List[FullAdder]
18
       s.fa = [FullAdder() for _ in range(n)]
19
20
       # s.carry has type Signal[Bits]
21
       s.carry = Wire(mk_bits(n+1))
       # s.sum has type Signal[T_Adder]
23
                = Wire(Width)
        s.sum
24
```

PyMTL3 Motivation

- Leverage Python3 standard type annotation syntax to annotate bitwidths
- Translate the bitwidth equivalence invariant into integer constraints
- Use SMT solvers to prove or disprove the invariant

Gradually Typed HDLs Enable Safe Mixed-Type Component Composition

- Statically typed components expect well-typed inputs
- Errors propagate past the origin given ill-typed inputs
- During elaboration: each generator checks the given parameters against annotations
- During simulation: each signal assignment checks the given values against its type



A Mixed-Typed Component Composition with Statically Typed DUT (divider) and Dynamically Typed Test Bench

PyMTL3: A Python Framework for Hardware Modeling, Generation, Simulation, and Verification

PyMTL3 Motivation


PyMTL3 Framework [IEEE Micro'20,DAC'21]

PyMTL3 in Practice

PyMTL3 JIT [DAC'18]

PyMTL3 Testing [IEEE Design&Test'21]

PyMTL3 Gradual Typing [LATTE'23]




PyMTL3 Publications

- S. Jiang, et al., "Mamba: Closing the Performance Gap in Productive Hardware Development Frameworks." 55th ACM/IEEE Design Automation Conf. (DAC), June 2018.
- S. Jiang, P. Pan, Y. Ou, et al., "PyMTL3: A Python Framework for Open-Source Hardware Modeling, Generation, Simulation, and Verification." IEEE Micro, 40(4):58–66, Jul/Aug. 2020.
- S. Jiang*, Y. Ou*, P. Pan, et al., "PyH2: Using PyMTL3 to Create Productive and Open-Source Hardware Testing Methodologies." IEEE Design & Test, 38(2):53-61, Apr. 2021.
- S. Jiang, Y. Ou, P. Pan, et al., "UMOC: Unified Modular Ordering Constraints to Unify Cycle- and Register-Transfer-Level Modeling." 58th ACM/IEEE Design Automation Conf. (DAC), Dec. 2021.
- P. Pan, Y. Ou, S. Jiang, et al., "The Case for Gradually Typed Hardware Description Languages." Workshop on Languages, Tools, and Techniques for Accelerator Design (LATTE), Mar. 2023.

Theme Article: Agile and Open-Source Hardware PyMTL3: A Python Framework for Open-Source Hardware Modeling, Generation, Simulation, and Verification Shunning Jiang, Peitian Pan, Yanghui Ou and Christopher Batten In this article, we present PyMTL3, a Python fra ng the Python language, PyMTL3 is designed to provide flexible, modular, and exten f passes that analyze, instrument, and transform PvMTL3 hardware models. We believe PvMTL3 can play an important role in jump-starting the open-source hardware ecosyste ■ Due to the breakdown of transistor scaling system-on-chip (SoC) design using heteroge and the slowdown of Moore's law, there has neous architectures with a mix of generalbeen an increasing trend toward energy-efficient purpose and specialized computing engines. Heterogeneous SoCs emphasize both flexible param-Digital Object Identifier 10 1109/MM 2020 2997638 composition of numerous different design blocks, which have imposed significant chal-Date of publication 25 May 2020; date of current version lenges to state-of-the-art hardware modeling and 30 June 2020.

PyMTL3 Motivation

PyMTL3 Developers



Shunning Jiang: Lead researcher and developer for PyMTL3

: Leading work on translation & gradually-typed HDL Peitian Pan

Yanghui Ou : Leading work on property-based random testing

Tuan Ta, Moyang Wang, Khalid Al-Hawaj, Shady Agwal, Lin Cheng

PyMTL3 Project Sponsors



Funding partially provided by the National Science Foundation through NSF CRI Award #1512937 and NSF SHF Award #1527065.



Funding partially provided by the Defense Advanced Research Projects Agency through a DARPA POSH Award #FA8650-18-2-7852.





Funding partially provided by the Center for Applications Driving Architectures (ADA), one of six centers of JUMP, a Semiconductor Research Corporation program co-sponsored by DARPA.



Funding partially provided by an unrestricted industry gift from the Xilinx University Program

PyMTL3: A Python Framework for Hardware Modeling, Generation, Simulation, and Verification

PyMTL3 Motivation

PyMTL3 Framework [IEEE Micro'20,DAC'21]


PyMTL3 in Practice

PyMTL3 JIT [DAC'18]

PyMTL3 Motivation

PyMTL3 Testing
[IEEE Design&Test'21]

PyMTL3 Gradual Typing [LATTE'23]



PyMTL3 Testing

PyMTL3 Gradual Typing

This work was supported in part by NSF XPS Award #1337240, NSF CRI Award #1512937, NSF SHF Award #1527065, AFOSR YIP Award #FA9550-15-1-0194, DARPA Young Faculty Award #N66001-12-1-4239, DARPA POSH Award #FA8650-18-2-7852, a Xinux University Program industry gift, and the Center for Applications Driving Architectures (ADA), one of six centers of JUMP, a Semiconductor Research Corporation program co-sponsored by DARPA, and equipment, tool, and/or physical IP donations from Intel, NVIDIA, Synopsys, and ARM.

PyMTL3 Motivation

Thanks to Derek Lockhart, Ji Kim, Shreesha Srinath, Berkin Ilbeyi, Yixiao Zhang, Jacob Glueck, Aaron Wisner, Gary Zibrat, Christopher Torng, Cheng Tan, Raymond Yang, Kaishuo Cheng, Jack Weber, Carl Friedrich Bolz, David MacIver, and Zac Hatfield-Dodds for their help designing, developing, testing, and using PyMTL2 and PyMTL3

The U.S. Government is authorized to reproduce and distribute reprints for Government purposes notwithstanding any copyright notation theron. Any opinions, findings, and conclusions or recommendations expressed in this publication are those of the author(s) and do not necessarily reflect the views of any funding agency.

Christopher Batten Spring 2023 @ NVIDIA 49 / 48