



EVE: EPHEMERAL VECTOR ENGINES

<u>Khalid Al-Hawaj</u>, Tuan Ta, Nick Cebry, Shady Agwa, Olalekan Afuye, Eric Hall, Courtney Golden, Alyssa B. Apsel, Christopher Batten

> Electrical and Computer Engineering Cornell University

> > HPCA-29 28th February 2023





TREND 1: RESURGENCE OF INTEREST IN VECTOR ARCHITECTURES



GPP + Fixed-Function Accelerators

- Computer architects rely on specialization to increase performance and efficiency
- Vector micro-architectures to tackle regular data-parallel applications

General-Purpose Processor

Performance



Cornell University Computer Systems Laboratory

TREND 1: RESURGENCE OF INTEREST IN VECTOR ARCHITECTURES



GPP + Fixed-Function Accelerators

- Computer architects rely on specialization to increase performance and efficiency
- Vector micro-architectures to tackle regular data-parallel applications
 - Integrated vector unit (IV)

Integrated Vector Unit

General-Purpose Processor



Performance



Cornell University Computer Systems Laboratory

Motivation • Micro-Architecture • Bit-Hybrid Execution Paradigm • Micro-Programming & Circuits • Evaluation • Conclusion

Page 1 of 15

TREND 1: RESURGENCE OF INTEREST IN VECTOR ARCHITECTURES



 Computer architects rely on specialization to GPP + Fixed-Function increase performance and efficiency Accelerators Vector micro-architectures to tackle regular data-parallel applications **Decoupled Vector** Integrated vector unit (IV) Engine Decoupled vector engine (DV) Integrated Vector CPU DV Unit **General-Purpose** Processor Vector Memory Unit (VMU)

Performance



Cornell University Computer Systems Laboratory

Motivation • Micro-Architecture • Bit-Hybrid Execution Paradigm • Micro-Programming & Circuits • Evaluation • Conclusion

Page 1 of 15





Performance

- Computer architects rely on specialization to increase performance and efficiency
- Vector micro-architectures to tackle regular data-parallel applications
 - Integrated vector unit (IV)
 - Decoupled vector engine (DV)
- Emerging trend of next-generation vector architectures (NGVA)

Is it possible to achieve performance <u>comparable</u> to a *DV* while incurring an area overhead <u>equivalent</u> to an *IV*?



Area Overhead





TREND 2: RECENT WORK ON SRAM-BASED COMPUTE-IN-MEMORY



- Recent work on SRAM-based compute-inmemory have shown promise in alleviating the area-overhead often associated with vector execution
- Subsequent work has explored implementing more complex operations on-top of bit-line compute

What <u>abstraction</u> would be more suitable to enable <u>high-programmability</u> of an SRAM-based compute-in-memory micro-architecture? A Configurable TCAM / BCAM / SRAM using 28nm push-rule 6T bit cell

Supreet Jeloka¹, Naveen Akesh², Dennis Sylvester¹, and David Blaauw¹ ¹University of Michigan, Ann Arbor, MI, ²Oracle, Santa Clara, CA





Cornell University Computer Systems Laboratory

EVE's GOALS





Is it possible to achieve performance <u>comparable</u> to a *DV* while incurring an area overhead <u>equivalent</u> to an *IV*?

A Configurable TCAM / BCAM / SRAM using 28nm push-rule 6T bit cell

Supreet Jeloka¹, Naveen Akesh², Dennis Sylvester¹, and David Blaauw¹ ¹University of Michigan, Ann Arbor, MI, ²Oracle, Santa Clara, CA



What <u>abstraction</u> would be more suitable to enable high-programmability of an SRAM-based compute-in-memory micro-architecture?

EVE'S CONTRIBUTIONS

C	

	Duality Cache [ISCA2019]	EVE	
Abstraction	SIMT/Threading	Next-Generation Vector	
Cache Hierarchy	Last Level Cache	Level-2 Cache	
Private or Shared	Shared	Private	
Execution Paradigm	Bit-Serial Execution	Bit-Hybrid Execution	

- Architectural template for a novel SRAM-based compute-in-memory next-gen vector engine that supports the full RISC-V RVV specifications
- Bit-hybrid execution to balance throughout and latency by alleviating row and column under-utilization
- Detailed evaluation of EVE show-casing the impacts and benefits of bit-hybrid execution on an SRAM-based compute-in-memory micro-architecture



OUTLINE



Motivation

- EVE Micro-Architecture
- EVE Bit-Hybrid Execution Paradigm
- EVE Micro-Programming & Circuits
- EVE Evaluation

Conclusion





OUTLINE



Motivation

- EVE Micro-Architecture
- EVE Bit-Hybrid Execution Paradigm
- EVE Micro-Programming & Circuits
- EVE Evaluation

Conclusion









EVE reconfigure parts of the private <u>L2 cache</u> to act as the vector execution hardware <u>on-demand</u>



Cornell University Computer Systems Laboratory

EVE MICRO-ARCHITECTURE







Cornell University Computer Systems Laboratory

EVE MICRO-ARCHITECTURE









Cornell University Computer Systems Laboratory





```
void vvadd( int* c, int* a, int * b) {
vstart();
for (int i = 0; i < len; i += vsetvl(len)) {
  vld( v0, a + i );
  vld( v1, b + i );
  vadd.vv( v2, v0, v1 );
  vst( v2, c + i );
}
vend();</pre>
```









```
void vvadd( int* c, int* a, int * b) {
vstart();
for (int i = 0; i < len; i += vsetvl(len)) {
  vld( v0, a + i );
  vld( v1, b + i );
  vadd.vv( v2, v0, v1 );
  vst( v2, c + i );
}
vend();</pre>
```









```
void vvadd( int* c, int* a, int * b) {
vstart();
for (int i = 0; i < len; i += vsetvl(len)) {
  vld( v0, a + i );
  vld( v1, b + i );
  vadd.vv( v2, v0, v1 );
  vst( v2, c + i );
}
vend();</pre>
```









```
void vvadd( int* c, int* a, int * b) {
vstart();
for (int i = 0; i < len; i += vsetvl(len)) {
  vld( v0, a + i );
  vld( v1, b + i );
  vadd.vv( v2, v0, v1 );
  vst( v2, c + i );
}
vend();</pre>
```









```
void vvadd( int* c, int* a, int * b) {
vstart();
for (int i = 0; i < len; i += vsetvl(len)) {
  vld( v0, a + i );
  vld( v1, b + i );
  vadd.vv( v2, v0, v1 );
  vst( v2, c + i );
}
vend();</pre>
```









```
void vvadd( int* c, int* a, int * b) {
vstart();
for (int i = 0; i < len; i += vsetvl(len)) {
  vld( v0, a + i );
  vld( v1, b + i );
  vadd.vv( v2, v0, v1 );
  vst( v2, c + i );
}
vend();</pre>
```









```
void vvadd( int* c, int* a, int * b) {
vstart();
for (int i = 0; i < len; i += vsetvl(len)) {
  vld( v0, a + i );
  vld( v1, b + i );
  vadd.vv( v2, v0, v1 );
  vst( v2, c + i );
}
vend();</pre>
```









```
void vvadd( int* c, int* a, int * b) {
vstart();
for (int i = 0; i < len; i += vsetvl(len)) {
  vld( v0, a + i );
  vld( v1, b + i );
  vadd.vv( v2, v0, v1 );
  vst( v2, c + i );
}
vend();</pre>
```









```
void vvadd( int* c, int* a, int * b) {
vstart();
for (int i = 0; i < len; i += vsetvl(len)) {
  vld( v0, a + i );
  vld( v1, b + i );
  vadd.vv( v2, v0, v1 );
  vst( v2, c + i );
}
vend();</pre>
```









```
void vvadd( int* c, int* a, int * b) {
vstart();
for (int i = 0; i < len; i += vsetvl(len)) {
  vld( v0, a + i );
  vld( v1, b + i );
  vadd.vv( v2, v0, v1 );
  vst( v2, c + i );
}
vend();</pre>
```









```
void vvadd( int* c, int* a, int * b) {
  vstart();
  for (int i = 0; i < len; i += vsetvl(len)) {
      vld( v0, a + i );
      vld( v1, b + i );
      vadd.vv( v2, v0, v1 );
      vst( v2, c + i );
  }
  vend();</pre>
```









```
void vvadd( int* c, int* a, int * b) {
 vstart();
 for (int i = 0; i < len; i += vsetvl(len)) {
    vld( v0, a + i );
    vld( v1, b + i );
    vadd.vv( v2, v0, v1 );
    vst( v2, c + i );
 }
 vend();</pre>
```









```
void vvadd( int* c, int* a, int * b) {
  vstart();
  for (int i = 0; i < len; i += vsetvl(len)) {
      vld( v0, a + i );
      vld( v1, b + i );
      vadd.vv( v2, v0, v1 );
      vst( v2, c + i );
  }
  vend();</pre>
```









```
void vvadd( int* c, int* a, int * b) {
  vstart();
  for (int i = 0; i < len; i += vsetvl(len)) {
      vld( v0, a + i );
      vld( v1, b + i );
      vadd.vv( v2, v0, v1 );
      vst( v2, c + i );
  }
  vend();</pre>
```









```
void vvadd( int* c, int* a, int * b) {
  vstart();
  for (int i = 0; i < len; i += vsetvl(len)) {
      vld( v0, a + i );
      vld( v1, b + i );
      vadd.vv( v2, v0, v1 );
      vst( v2, c + i );
  }
  vend();</pre>
```









```
void vvadd( int* c, int* a, int * b) {
  vstart();
  for (int i = 0; i < len; i += vsetvl(len)) {
      vld( v0, a + i );
      vld( v1, b + i );
      vadd.vv( v2, v0, v1 );
      vst( v2, c + i );
  }
  vend();</pre>
```









```
void vvadd( int* c, int* a, int * b) {
 vstart();
 for (int i = 0; i < len; i += vsetvl(len)) {
   vld( v0, a + i );
   vld( v1, b + i );
   vadd.vv( v2, v0, v1 );
   vst( v2, c + i );
 }
 vend();</pre>
```









```
void vvadd( int* c, int* a, int * b) {
  vstart();
  for (int i = 0; i < len; i += vsetvl(len)) {
      vld( v0, a + i );
      vld( v1, b + i );
      vadd.vv( v2, v0, v1 );
      vst( v2, c + i );
  }
  vend();</pre>
```









```
void vvadd( int* c, int* a, int * b) {
vstart();
for (int i = 0; i < len; i += vsetvl(len)) {
  vld( v0, a + i );
  vld( v1, b + i );
  vadd.vv( v2, v0, v1 );
  vst( v2, c + i );
}
vend();</pre>
```









```
void vvadd( int* c, int* a, int * b) {
vstart();
for (int i = 0; i < len; i += vsetvl(len)) {
  vld( v0, a + i );
  vld( v1, b + i );
  vadd.vv( v2, v0, v1 );
  vst( v2, c + i );
}
vend();</pre>
```









```
void vvadd( int* c, int* a, int * b) {
vstart();
for (int i = 0; i < len; i += vsetvl(len)) {
  vld( v0, a + i );
  vld( v1, b + i );
  vadd.vv( v2, v0, v1 );
  vst( v2, c + i );
}
vend();</pre>
```









```
void vvadd( int* c, int* a, int * b) {
  vstart();
  for (int i = 0; i < len; i += vsetvl(len)) {
      vld( v0, a + i );
      vld( v1, b + i );
      vadd.vv( v2, v0, v1 );
  vst( v2, c + i );
  }
  vend();</pre>
```









```
void vvadd( int* c, int* a, int * b) {
vstart();
for (int i = 0; i < len; i += vsetvl(len)) {
  vld( v0, a + i );
  vld( v1, b + i );
  vadd.vv( v2, v0, v1 );
  vst( v2, c + i );
}
vend();</pre>
```









```
void vvadd( int* c, int* a, int * b) {
vstart();
for (int i = 0; i < len; i += vsetvl(len)) {
  vld( v0, a + i );
  vld( v1, b + i );
  vadd.vv( v2, v0, v1 );
vst( v2, c + i );
}
vend();</pre>
```









```
void vvadd( int* c, int* a, int * b) {
vstart();
for (int i = 0; i < len; i += vsetvl(len)) {
  vld( v0, a + i );
  vld( v1, b + i );
  vadd.vv( v2, v0, v1 );
vst( v2, c + i );
}
vend();</pre>
```









```
void vvadd( int* c, int* a, int * b) {
vstart();
for (int i = 0; i < len; i += vsetvl(len)) {
  vld( v0, a + i );
  vld( v1, b + i );
  vadd.vv( v2, v0, v1 );
vst( v2, c + i );
}
vend();</pre>
```









```
void vvadd( int* c, int* a, int * b) {
  vstart();
  for (int i = 0; i < len; i += vsetvl(len)) {
      vld( v0, a + i );
      vld( v1, b + i );
      vadd.vv( v2, v0, v1 );
  vst( v2, c + i );
  }
  vend();</pre>
```









```
void vvadd( int* c, int* a, int * b) {
 vstart();
 for (int i = 0; i < len; i += vsetvl(len)) {
   vld( v0, a + i );
   vld( v1, b + i );
   vadd.vv( v2, v0, v1 );
 vst( v2, c + i );
 }
 vend();</pre>
```









```
void vvadd( int* c, int* a, int * b) {
vstart();
for (int i = 0; i < len; i += vsetvl(len)) {
  vld( v0, a + i );
  vld( v1, b + i );
  vadd.vv( v2, v0, v1 );
  vst( v2, c + i );
}</pre>
```



vend();



Cornell University Computer Systems Laboratory

OUTLINE



Motivation

- EVE Micro-Architecture
- EVE Bit-Hybrid Execution Paradigm
- EVE Micro-Programming & Circuits
- EVE Evaluation

Conclusion





8

Assumptions:

- 8-bit elements
- 16x16 SRAM array

Definitions:

- Segment: Elements are broken down into segments. A segment size can vary from 1 bit to 8 bit.
- Parallelization factor: Size of the segment (to be processed in parallel) in bits.
- Bit-Serial has parallelization factor of 1
- Bit-Parallel has parallelization factor of 8





Cornell University Computer Systems Laboratory



Assumptions:

- 8-bit elements
- 16x16 SRAM array

Definitions:

- Segment: Elements are broken down into segments. A segment size can vary from 1 bit to 8 bit.
- Parallelization factor: Size of the segment (to be processed in parallel) in bits.
- Bit-Serial has parallelization factor of 1
- Bit-Parallel has parallelization factor of 8





2

Balanced Utilization:

Perfect utilization of all bitcells and in-situ ALUs in the SRAM array

Column Under-Utilization:

Reducing the number of in-situ ALU in-favor of storage in the SRAM array



Cornell University Computer Systems Laboratory

Motivation • Micro-Architecture • Bit-Hybrid Execution Paradigm • Micro-Programming & Circuits • Evaluation • Conclusion

8





Assumptions:

- 8-bit elements
- 16x16 SRAM array

Definitions:

- Segment: Elements are broken down into segments. A segment size can vary from 1 bit to 8 bit.
- Parallelization factor: Size of the segment (to be processed in parallel) in bits.
- Bit-Serial has parallelization factor of 1
- Bit-Parallel has parallelization factor of 8



Balanced Utilization:

Perfect utilization of all bitcells and in-situ ALUs in the SRAM array

Column Under-Utilization:

Reducing the number of in-situ ALU in-favor of storage in the SRAM array

Row Under-Utilization: Under-utilized bit-cells in the SRAM array



Cornell University Computer Systems Laboratory



Assumptions:

- 8-bit elements
- 16x16 SRAM array

Definitions:

- Segment: Elements are broken down into segments. A segment size can vary from 1 bit to 8 bit.
- Parallelization factor: Size of the segment (to be processed in parallel) in bits.
- Bit-Serial has parallelization factor of 1
- Bit-Parallel has parallelization factor of 8



Balanced Utilization:

Perfect utilization of all bitcells and in-situ ALUs in the SRAM array

Column Under-Utilization:

Reducing the number of in-situ ALU in-favor of storage in the SRAM array

Row Under-Utilization:

Under-utilized bit-cells in the SRAM array



Cornell University Computer Systems Laboratory



Assumptions:

- 8-bit elements
- 16x16 SRAM array

Definitions:

- Segment: Elements are broken down into segments.
 A segment size can vary from 1 bit to 8 bit.
- Parallelization factor: Size of the segment (to be processed in parallel) in bits.
- Bit-Serial has parallelization factor of 1
- Bit-Parallel has parallelization factor of 8



Balanced Utilization:

Perfect utilization of all bitcells and in-situ ALUs in the SRAM array

Column Under-Utilization:

Reducing the number of in-situ ALU in-favor of storage in the SRAM array

Row Under-Utilization: Under-utilized bit-cells in the SRAM array



Cornell University Computer Systems Laboratory



Assumptions:

- 8-bit elements
- 16x16 SRAM array

Definitions:

- Segment: Elements are broken down into segments. A segment size can vary from 1 bit to 8 bit.
- Parallelization factor: Size of the segment (to be processed in parallel) in bits.
- Bit-Serial has parallelization factor of 1
- Bit-Parallel has parallelization factor of 8



Balanced Utilization:

Perfect utilization of all bitcells and in-situ ALUs in the SRAM array

Column Under-Utilization:

Reducing the number of in-situ ALU in-favor of storage in the SRAM array

Row Under-Utilization: Under-utilized bit-cells in the SRAM array



Cornell University Computer Systems Laboratory



Assumptions:

- 8-bit elements
- 16x16 SRAM array

Definitions:

- Segment: Elements are broken down into segments.
 A segment size can vary from 1 bit to 8 bit.
- Parallelization factor: Size of the segment (to be processed in parallel) in bits.
- Bit-Serial has parallelization factor of 1
- Bit-Parallel has parallelization factor of 8



Balanced Utilization:

Perfect utilization of all bitcells and in-situ ALUs in the SRAM array

Column Under-Utilization:

Reducing the number of in-situ ALU in-favor of storage in the SRAM array

Row Under-Utilization: Under-utilized bit-cells in the SRAM array



Cornell University Computer Systems Laboratory



Assumptions:

- 8-bit elements
- 16x16 SRAM array

Definitions:

- Segment: Elements are broken down into segments.
 A segment size can vary from 1 bit to 8 bit.
- Parallelization factor: Size of the segment (to be processed in parallel) in bits.
- Bit-Serial has parallelization factor of 1
- Bit-Parallel has parallelization factor of 8



Balanced Utilization:

Perfect utilization of all bitcells and in-situ ALUs in the SRAM array

Column Under-Utilization:

Reducing the number of in-situ ALU in-favor of storage in the SRAM array

Row Under-Utilization: Under-utilized bit-cells in the SRAM array



Cornell University Computer Systems Laboratory

OUTLINE



Motivation

- EVE Micro-Architecture
- EVE Bit-Hybrid Execution Paradigm
- EVE Micro-Programming & Circuits
- EVE Evaluation

Conclusion





EVE MICRO-PROGRAMMING & CIRCUITS

ſΫ́́λ



data_in data_out mask_out BL BLB sel_data_in sel_and Å sel_nand + sel nor sel or sel_xnor sel_xor sel_add couth cin wr_xreg_bus wr_xreg_sr $S\Gamma_{r}$ ff_en sel_shft s_shft l_shft r_shft Sn.1 en_shft cin_shft 1_shft r_shft s_shft e_{n-1} e_n e_{n+} c_{out} en_shft cin_init sel mask in sel_mask_lsb sel_mask_msb lsh msł E mask_in MSB





1 init cnt_0, N loop: 1 blc addr_a, addr_b ; decr cnt_0 2 wb addr_c, add ; bnz cnt_0, loop



Cornell University Computer Systems Laboratory

EVE MICRO-PROGRAMMING & CIRCUITS







Cornell University Computer Systems Laboratory

OUTLINE



Motivation

- EVE Micro-Architecture
- EVE Bit-Hybrid Execution Paradigm
- EVE Micro-Programming & Circuits
- EVE Evaluation

Conclusion





EVALUATION — CIRCUITS

- Utilized a simplified version of EVE circuits to estimate area and cycle-time of EVE SRAM:
 - Area: OpenRAM-generated layout
 - Cycle-time: Extracted SPICE-netlist
- Area for other components (VCU, VSU, DTU, VRU, and VMU) was estimated through SRAM-array equivalence
- EVE incurs around 12% area overhead over O3 core
- EVE incurs no cycle-time overhead for parallelization factors of eight or less



EVE-1	EVE-2	EVE-4	EVE-8	EVE-16	EVE-32	
10.1%	11.7%	11.7%	11.7%	11.7%	11.0%	
Area Overhead Over O3						
EVE-1	EVE-2	EVE-4	EVE-8	EVE-16	EVE-32	
1.0x	1.0x	1.0x	1.0x	1.15x	1.51x	
Cycle-Time Overhead Over O3						







- 4 elements •
- OoO execution •
- 3 exec. pipes •

- 64 elements •
- In-order execution ٠
- 4 exec. pipes •



- 2048-256 elements
- In-order execution
- 1 exec. pipe









Motivation • Micro-Architecture • Bit-Hybrid Execution Paradigm • Micro-Programming & Circuits • Evaluation • Conclusion

Page 14 of 15





IV unit offers modest speedups at a very low area-overhead cost (~10%).



Cornell University Computer Systems Laboratory





DV engine achieves much higher speedups at the cost of larger area-overhead (~100%).



Cornell University Computer Systems Laboratory







Motivation • Micro-Architecture • Bit-Hybrid Execution Paradigm • Micro-Programming & Circuits • Evaluation • Conclusion

Page 14 of 15







Motivation • Micro-Architecture • Bit-Hybrid Execution Paradigm • Micro-Programming & Circuits • Evaluation • Conclusion

Page 14 of 15





We reach balanced utilization with EVE-4 (i.e., parallelization factor of 4).



Cornell University Computer Systems Laboratory





Due to sub-optimized cache-subsystem for vector memory operations, EVE-8 achieves better performance as the lower latency of EVE-8 is preferred to the longer vector lengths of EVE-4.



Cornell University Computer Systems Laboratory





EVE-16 takes a cycle-time penalty of 15%; thus, it performs slower than EVE-8 despite the decreased latency



Cornell University Computer Systems Laboratory





EVE-32 takes a cycle-time penalty of over 50%; despite having no transpose overhead, it performs very poorly.



Cornell University Computer Systems Laboratory





EVE-8 achieves comparable performance to an aggressive DV (~26x), while incurring an area-overhead equivalent to an IV (~12%).



Cornell University Computer Systems Laboratory

OUTLINE



Motivation

- EVE Micro-Architecture
- EVE Bit-Hybrid Execution Paradigm
- EVE Circuits and Micro-Programming
- EVE Evaluation

Conclusion





EVE IS ABLE TO BALANCE THROUGHPUT AND LATENCY



- Architectural template for a novel SRAM-based compute-in-memory next-gen vector engine that supports the full RISC-V RVV specifications
- Bit-hybrid execution to balance throughout and latency by alleviating row and column under-utilization
- Detailed evaluation of EVE show-casing the impacts and benefits of bit-hybrid execution on an SRAM-based compute-in-memory micro-architecture







Cornell University Computer Systems Laboratory