

ENGRI 1210 Recent Trends and Applications in Computer Engineering

Christopher Batten

School of Electrical and Computer Engineering Cornell University




The Computer Systems Stack





In its broadest definition, computer engineering is the development of the abstraction/implementation layers that allow us to execute information processing applications efficiently using available manufacturing technologies

Cornell Computer Engineering Curriculum




Cornell Computer Engineering Curriculum






Computer engineering basic building blocks

- Processors for computation
- Memories for storage
- Networks for communication




Activity #1: Sorting with a Sequential Processor




- ▷ 4. Lookup when completed and write time on worksheet
- 5. Raise hand
- ▷ 6. When everyone is finished, then analyze data

[]



Trend 1: Bell's Law

Roughly every decade a new, smaller, lower priced computer class forms based on a new programming platform resulting in entire new industries





Trend 1: Growing Diversity in Apps & Systems




Example: Internet of Things

\$1.7 trillion Market for IoT by 2020 — IDC

25 billion Connected "things" by 2020 — Gartner




IoT Platform Startups



Recent Trends and Applications in Computer Engineering



IoT Chip Startups



PsiKick PK1000 1113


Chip startup founded in 2014 to use ultra-low-power circuits in energy harvesting IoT devices

B. Calhoun, D. Wentzloff, et al. Univ. of Virginia, Univ. of Michigan


ENGRI 1210

Recent Trends and Applications in Computer Engineering


IoT for Truly Personalized Medicine




The Computer Systems Stack




Trend #2: Software/Architecture Interface Changing Radically




Transition to Multicore Processors




The Multicore "Hail Mary Pass"







Slowing Technology Scaling Means Golden Age of Design




Slowing Technology Scaling Means Golden Age of Design



The Specialization "Hail Mary Pass"







ENGRI 1210

Recent Trends and Applications in Computer Engineering

22 / 63

Heterogeneous Systems-on-Chip






[www.anandtech.com/show/8562/chipworks-a8]

Adapted from D. Brooks Keynote at NSF XPS Workshop, May 2015.


Recent Trends and Applications in Computer Engineering




- Custom FPGA board for accelerating Bing search and other workloads
- Accelerators developed with/by app developers
- Tightly integrated into Microsoft data center's and cloud computing platforms, access gradually being given to outside developers

ow

The Computer Systems Stack




Trend 5: Emerging Device Technologies



Adapted from R. Kurzweil, "The Singularity is Near," Penguin Books, 2006.

Recent Trends and Applications in Computer Engineering

Examples of Emerging Technologies






Intel 3D Crosspoint Memory Resistive memory enables very high density, non-volatile storage with fast access times

D-Wave Quantum annealing computer suitable for solving complex optimization problems

A Carbon Nanotube "Computer"




28 / 63

Three Key Trends in Computer Engineering

Trend #1: Growing Diversity in Applications and Systems






Trend #2:
Software/Arch
Interface Changing
Radically

 Trend #3: Technology/Arch Interface Changing
 Radically

Students entering the field of computer engineering have a unique opportunity to shape the future of computing and how it will impact society



Activity #2: Sorting with a Parallel Processor


Application: Sort 32 numbers

Simulated Parallel Computing System

- Processor: Group of 2–8 students
- Memory: Worksheet, scratch paper
- Network: Communicating between students

Activity Steps


- I. Discuss strategy with group
- > 2. When instructor starts timer, master processor flips over worksheet
- ▷ 3. Sort 32 numbers as fast as possible
- A. Lookup when completed and write time on worksheet
- ▷ 5. Master processor only raises hand
- ▷ 6. When everyone is finished, then analyze data




Trends in Computer Engineering • Activity 2 •

Hardware Xcel for Deep Learning


Activity #2: Discussion






ImageNet: Object Recognition Competition

Treemap Visualization		Images of the Synset		Downloads			
ImageNet 2011 Fall Release // Instrumentality, instrumentation Device							
Interrupter	Fumigator	Synchroflash	Kinetoscope	Diestock	Valve	Take-up	Guard
	• 3	8 GP		0.0	<u> </u>		
Release	Reset	Corer	Heat	Jig	Sounder	Clip-on	Autopilot
		1.		<i>M</i> , 🐋	1	••	
Cutoff	Aggiomerator	Tilter 🗮	Shoetree	Groover	Bootjack	Paper	Trigger
主要	1 🐗	**					
Aspergill	Dampener	Vaporizer	Prod	Nest	Deflector	Scratcher	Charger
1	-		dik -				
Override	Drop	Suction	Catapult	Imprint	Afterburner	Breathalyzer	Depressor
1		3	1		the second		TO R
Power	Shooting	Gas	Water	Washboard	Prompter	Shoehorn	Peeler
		10 9			P		1




ENGRI 1210

An Inflection Point due to Algorithms and Hardware




SGI InfiniteReality GPU




Adapted from J. Montrym, "InfiniteReality: A Real-Time Graphics System," ACM SIGGRAPH, 1997.

ENGRI 1210

NVIDIA GeForce 6800




NVIDIA G80



Adapted from E. Lindholm, "NVIDIA Tesla: A Unified Graphics and Computing Architecture," IEEE Micro, Mar/Apr 2008.


What is in a GPU?

A GPU is a heterogeneous chip multi-processor (highly tuned for graphics)



Adapted from K. Fatahalian, "Beyond Programmable Shading Course," ACM SIGGRAPH 2010.

Compiling a Shader




Adapted from K. Fatahalian, "Beyond Programmable Shading Course," ACM SIGGRAPH 2010.

Trends in Computer Engineering

Activity 2

Hardware Xcel for Deep Learning


Executing a Shader



<diffuseShader>:
sample r0, v4, t0, s0
mul r3, v0, cb0[0]
madd r3, v1, cb0[1], r3
madd r3, v2, cb0[2], r3
clmp r3, r3, l(0.0), l(1.0)
mul o0, r0, r3
mul o1, r1, r3
mul o2, r2, r3
mov o3, l(1.0)

Adapted from K. Fatahalian, "Beyond Programmable Shading Course," ACM SIGGRAPH 2010.

"CPU-Style" Cores




Adapted from K. Fatahalian, "Beyond Programmable Shading Course," ACM SIGGRAPH 2010.

Activity 2

ENGRI 1210

Slimming Down




Adapted from K. Fatahalian, "Beyond Programmable Shading Course," ACM SIGGRAPH 2010.

Activity 2


ENGRI 1210

Two Cores (Execute Two Fragments in Parallel)




Adapted from K. Fatahalian, "Beyond Programmable Shading Course," ACM SIGGRAPH 2010.

Four Cores (Execute Four Fragments in Parallel)



Adapted from K. Fatahalian, "Beyond Programmable Shading Course," ACM SIGGRAPH 2010.

16 Cores (Execute 16 Fragments in Parallel)




16 cores = 16 simultaneous instruction streams

Adapted from K. Fatahalian, "Beyond Programmable Shading Course," ACM SIGGRAPH 2010.

Trends in Computer Engineering

Hardware Xcel for Deep Learning

Instruction Stream Sharing



But ... many fragments should be able to share an instruction stream!

Activity 2

<diffuseshader>:</diffuseshader>						
samp	le r	0, v4	↓, t0,	s0)	
mul	r3,	v0,	cb0[0]			
madd	r3,	v1,	cb0[1]	,	r3	
madd	r3,	v2,	cb0[2]	,	r3	
clmp	r3,	r3,	1(0.0)	,	1(1.0)	
mul	00,	r0,	r3			
mul	01,	r1,	r3			
mul	٥2,	r2,	r3			
mov	٥3,	1(1.	.0)			

Adapted from K. Fatahalian, "Beyond Programmable Shading Course," ACM SIGGRAPH 2010.

 The Computer Systems Stack
 Activity 1
 Trends in Computer Engineering
 Activity 2
 • Hardware Xcel for Deep Learning •

 Recall: Simple Processing Core

 Image: Stack


 Fetch/ Decode

 ALU (Execute)

(Execute)

Adapted from K. Fatahalian, "Beyond Programmable Shading Course," ACM SIGGRAPH 2010.

Add ALUs




Idea #2: Amortize cost/complexity of managing an instruction stream across many ALUs

SIMD processing


Adapted from K. Fatahalian, "Beyond Programmable Shading Course," ACM SIGGRAPH 2010.

Trends in Computer Engineering Activity 2 Hardware Xcel for Deep Learning

Execute 128 Fragments in Parallel




Adapted from K. Fatahalian, "Beyond Programmable Shading Course," ACM SIGGRAPH 2010.




Adapted from K. Fatahalian, "Beyond Programmable Shading Course," ACM SIGGRAPH 2010.

The Computer Systems Stack Activity 1 Trends in Computer Engineering Activity 2 Hardware Xcel for Deep Learning
 But What About Memory Stalls? Frag 9 ... 16 Frag 1 ... 8 Frag 17 ... 24 Frag 25 ... 32 Time (clocks) (2) (3) 1 4 Stal Stall Runnable Stall

Adapted from K. Fatahalian, "Beyond Programmable Shading Course," ACM SIGGRAPH 2010.



Adapted from K. Fatahalian, "Beyond Programmable Shading Course," ACM SIGGRAPH 2010.



Adapted from K. Fatahalian, "Beyond Programmable Shading Course," ACM SIGGRAPH 2010.

Trends in Computer Engineering

Hardware Xcel for Deep Learning

Complete GPU

16 cores


8 mul-add ALUs per core (128 total)

16 simultaneous instruction streams

64 concurrent (but interleaved) instruction streams

512 concurrent fragments


= 256 GFLOPs (@ 1GHz)



Activity 2

Adapted from K. Fatahalian, "Beyond Programmable Shading Course," ACM SIGGRAPH 2010.

Complete "Big" GPU



32 cores, 16 ALUs per core (512 total) = 1 TFLOP (@ 1 GHz)


Adapted from K. Fatahalian, "Beyond Programmable Shading Course," ACM SIGGRAPH 2010.

Using GPUs for General-Purpose Computing


```
int main( int argc, char* argv[] )
ſ
  // ... copy data to GPGPU ...
  vvadd<<<block_count,threads_per_block >>>
    ( dest, src0, src1, n );
  // ... copy data from GPGPU to CPU ...
}
__global__ void vvadd
  ( int dest[], int src0[], int src1[], int n )
{
   int i = blockDim.x * blockIdx.x + threadIdx.x;
   if ( i < n )
     z[i] = x[i] + y[i];
}
```

Activity 2 • Hardware Xcel for Deep Learning •


NVIDIA DGX-1 for Deep Learning Training



NVIDIA PX 2 for Deep Learning Inference



Hardware Xcel for ML is Significant Growth Area



Google's TPU

- Custom chip for accelerating Google's TensorFlow library
- Tightly integrated into Google's data centers

Hardware ML Startups

- Graphcore
- Wave Computing
- Cerebras
- Mobileye (Intel)
- Nervana (Intel)
- Movidius (Intel)



Algorithm

PL

OS

ISA

μArch

RTL

Gates

Circuits

Devices

Technology

Take-Away Points

- We are entering an exciting new era of computer engineering
 - Growing diversity in applications & systems
 - Radical rethinking of software/architecture interface
 - Radical rethinking of technology/architecture interface
- This era offers tremendous challenges and opportunities, which makes it a wonderful time to study and contribute to the field of computer engineering

Activity 2

} }

ECE 2400 Computer Systems Programming

Part 1: Basic Data Structures and Algorithms with C

- static typing, functions, control flow, arrays, strings, pointers, dynamic memory management
- recursion, divide-and-conquer, dynamic programming
- sorting, lists, stacks, queues, sets, maps

Part 2: Advanced Data Structures and Algorithms with C++

- ▷ objects, inheritance, polymorphism, templates
- binary search trees, priority queues, hash tables, graphs, spanning trees

Part 3: Systems Programming with C/C++

POSIX I/O, processes, threads

```
template < typename T >
T* find_max( T* array, int n )
{
    if ( n == 0 )
        return NULL;
    T* result = &array[0];
    for ( int i = 1; i < n; i++ ) {
        if ( array[i] > *result )
            result = &array[i];
    }
}
```

Programming Assignments

- Version control
- Test-driven design
- Continuous integration
- Debugging & profiling
- Code optimization