#### Lost in the Bermuda Triangle: Energy, Complexity, and Performance

Dennis Abts Cray Inc.



#### **Exploring Uncharted Waters** Exotic cooling techniques Power e.g. spray-evaporative cooling Packaging cost and cooling requirements what does complexity mean to you? · Applicability to other markets 1. 2. What takes the most time to verify in your designs? • Cost On your projects, how do you estimate 3. • Size design time? Applicability In which areas would improvement 4. in the state of the art make the most difference in reducing the design time Practical 5. What can one do at the RTL level, Static vs. Dynamic logic Verification time architectural level, layout level... Tradeoffs Cooling requirements to reduce complexity? Competitiveness • Area Design Style Verification Frequency • Risk Design Complexity • Area speculation Complexity Performance deep pipelining silicon area Test coverage

Verification time

## **Design Complexity**



- Aggressive implementation techniques (speculation, O-o-O, etc) complicate pipeline design and verification
  - SIMD architectures (e.g. vectors) provide simpler control logic while still yielding high flop rate
- Multi-core is here to stay
  - Many cores (<8?) are easier to design and verify than a heavyweight processor with lots of aggressive implementation techniques.
    - e.g.Sun's Niagara
  - Not without it's own problems...

#### The Woes of Multi-core



- While each core is simpler, the sharing of inter-core resources (memory controller, network/IO links, etc) is more complicated
- Interconnect among the cores are complicated by conventional crossbars that scale as N<sup>2</sup>
  - On-chip networks built from hierarchical crossbars will evolve
- Coherence among the memory hierarchy (private and shared caches) in the cores
- Verification is simplified with the abstraction of many replicated instances of identical logic

## **Verification Complexity**

- Protocols, pipeline interaction (instruction permutations), cooperating state machines
- Abstraction and Verification Methods
  - Reference verification methodology (RVM)
  - Transactional verification
  - Assume-Guarantee reasoning to validate behaviors among cooperating logic blocks
  - Hardware Verification Languages
    - Constraint solvers for constrained random verification
    - Formal-informal methods are coming to fruition
- Coverage analysis and metrics for establishing when verification is "done" remains problematic



## Innovative Architectures to Mitigate Design Complexity

- Tile-based architecture that replicates many simple "tiles" to avoid long global wires.
  - Simplify verification -- since each tile is identical
  - Reduce implementation time
    - Simplified arbitration easier to close timing







#### **The Wildcard!**



- Error Handling and Verification
- Building reliable systems from unreliable components is becoming increasingly difficult
  - Process variation at feature sizes <90nm</li>
  - Soft errors from natural radiation, and electrical noise
  - Increased cost and complexity of error correcting codes and error handling protocols at the system level

#### Performance

- High-performance microprocessors and systems have very little freedom to make performance tradeoffs for:
  - Ease of implementation and verification
  - Energy efficiency
- Embedded applications have more latitude to make performance vs. complexity tradeoffs
- Worst-case cooling and power dissipation is becoming onerous



#### Performance...



- Custom vs. ASIC design styles and the implications
  - Std. cell ASIC design is less effort
    - Lower frequency, less control of technology
  - Custom chips can be tuned for technology
    - Domino logic vs. static CMOS
    - Cell geometries are tuned for area/performance tradeoff
  - Mixed? ASIC with Custom logic macros
    - Cray X1 and BW processors take this approach
    - Custom logic used for critical performance areas (func units) and ASIC logic used elsewhere for ease of implementation and verification

## **Power and Cooling**



- Scalable multiprocessors must dispense of a LARGE heat load
  - Many KW per cabinet
  - Large systems will have many cabinets
  - See [Pautsch, CoolCon 2005] for details of worstcase cooling...



## **System Specifications**



1800 lbs

**AC** Cabinet







#### **Compliant Interconnect**





## **Spary Cap Assembly**

Heat Flux of IC's on the MCM are: •P+ Chip Heat Flux - 45 W/cm<sup>2</sup> •E+ Chip Heat Flux - 20 W/cm<sup>2</sup>

IC Junction Temperature of 85° C with Heat Flux Density up to 70 W/cm<sup>2</sup>



#### **MCM Assembly**









Evaporation of the bottom portion of the droplet forms an insulating micro layer of vapor



#### **Discussion Points**



- Large scale multiprocessors (>1K processors) have unique design challenges to balance tradeoffs surrounding
  - Design complexity
  - Verification complexity
  - Performance and Power
- Each node may have multiple custom chips
  - Processor, Interconnect, Memory controller, DRAM parts
- A system with thousands of nodes can easily have >10K components
- Building highly scalable <u>and</u> reliable systems from unreliable components is becoming a daunting task
  - Verification complexity and design complexity of error handling

# **Thank You**

#### Dennis Abts, Cray Inc