



Lost in the Bermuda Triangle:

Energy, Complexity, and Performance

Dennis Abts
Cray Inc.





Exploring Uncharted Waters



1. what does complexity mean to you?
2. What takes the most time to verify in your designs?
3. On your projects, how do you estimate design time?
4. In which areas would improvement in the state of the art make the most difference in reducing the design time
5. What can one do at the RTL level, architectural level, layout level... to reduce complexity?


- Design Complexity
 - speculation
 - deep pipelining
 - silicon area
- Test coverage
- Verification time






Design Complexity

- Aggressive implementation techniques (speculation, O-o-O, etc) complicate pipeline design and verification
 - SIMD architectures (e.g. vectors) provide simpler control logic while still yielding high flop rate
- Multi-core is here to stay
 - Many cores (<8?) are easier to design and verify than a heavyweight processor with lots of aggressive implementation techniques.
 - e.g. Sun's Niagara
 - Not without it's own problems...



The Woes of Multi-core

- While each core is simpler, the sharing of inter-core resources (memory controller, network/IO links, etc) is more complicated
- Interconnect among the cores are complicated by conventional crossbars that scale as N^2
 - On-chip networks built from hierarchical crossbars will evolve
- Coherence among the memory hierarchy (private and shared caches) in the cores
- Verification is simplified with the abstraction of many replicated instances of identical logic





Verification Complexity


- Protocols, pipeline interaction (instruction permutations), cooperating state machines
- Abstraction and Verification Methods
 - Reference verification methodology (RVM)
 - Transactional verification
 - Assume-Guarantee reasoning to validate behaviors among cooperating logic blocks
 - Hardware Verification Languages
 - Constraint solvers for constrained random verification
 - Formal-informal methods are coming to fruition
- Coverage analysis and metrics for establishing when verification is “done” remains problematic

Innovative Architectures to Mitigate Design Complexity




- Tile-based architecture that replicates many simple “tiles” to avoid long global wires.
 - Simplify verification -- since each tile is identical
 - Reduce implementation time
 - Simplified arbitration - easier to close timing






The Wildcard!

- Error Handling and Verification
- Building reliable systems from unreliable components is becoming increasingly difficult
 - Process variation at feature sizes $<90\text{nm}$
 - Soft errors from natural radiation, and electrical noise
 - Increased cost and complexity of error correcting codes and error handling protocols at the system level



Performance

- High-performance microprocessors and systems have very little freedom to make performance tradeoffs for:
 - Ease of implementation and verification
 - Energy efficiency
- Embedded applications have more latitude to make performance vs. complexity tradeoffs
- Worst-case cooling and power dissipation is becoming onerous



Performance...

- Custom vs. ASIC design styles and the implications
 - Std. cell ASIC design is less effort
 - Lower frequency, less control of technology
 - Custom chips can be tuned for technology
 - Domino logic vs. static CMOS
 - Cell geometries are tuned for area/performance tradeoff
 - Mixed? ASIC with Custom logic macros
 - Cray X1 and BW processors take this approach
 - Custom logic used for critical performance areas (func units) and ASIC logic used elsewhere for ease of implementation and verification



Power and Cooling

- Scalable multiprocessors must dispense of a LARGE heat load
 - Many KW per cabinet
 - Large systems will have many cabinets
 - See [Pautsch, CoolCon 2005] for details of worst-case cooling...



System Specifications

- **Power**

LC Cabinet
AC Cabinet

82 KW, 208v 3Ø
20 KW, 208v 3Ø

- **Cooling**

LC Cabinet
AC Cabinet

30-40 GPM
2000 CFM

- **Footprint**


LC Cabinet
AC Cabinet

43.5 in x 84 x 82.25 in
32 in x 48 in x 82 in



- **Weight**

LC Cabinet
AC Cabinet

5300 lbs
1800 lbs




Liquid Cooled Cabinet





Liquid Cooled Module



Multi-chip Module



8 - 8S IBM IC's & 80 Decoupling Capacitors

72 mm X 72 mm X 11.3 mm


3832 LGA Pads on BSM

34,000 C4
Pads on TSM



500,000 mm of Routing – a Routing Density
of 9600 mm per Square cm

24 Plane Pairs of X & Y
Routing in Ceramic


111 layer, Glass
Ceramic/Copper
Conductor/Mesh Construction



Compliant Interconnect




Sparry Cap Assembly



Heat Flux of IC's on the MCM are:

- P+ Chip Heat Flux - 45 W/cm²
- E+ Chip Heat Flux - 20 W/cm²

IC Junction Temperature of 85° C
with Heat Flux Density up to 70 W/cm²



Mixed Vapor Return

Evaporation Efficiency
Of ~ 25%

Maintain Component Junction
Temperatures @ 75° C +/-10°



Fluid Inlet

O-Ring Seal


Flow Rate is 1 ml/w/min @
Pressure Differential of 25 psig

Fluorinert™ FC 72, the liquid coolant is atomized and sprayed onto
the (ICs) to maintain a continuously wetted surface


MCM Assembly




How Spray Cooling Works



Leidenfrost Effect



Evaporation of the bottom portion of the droplet forms an insulating micro layer of vapor



Discussion Points

- Large scale multiprocessors (>1K processors) have unique design challenges to balance tradeoffs surrounding
 - Design complexity
 - Verification complexity
 - Performance and Power
- Each node may have multiple custom chips
 - Processor, Interconnect, Memory controller, DRAM parts
- A system with thousands of nodes can easily have >10K components
- Building highly scalable and reliable systems from unreliable components is becoming a daunting task
 - Verification complexity and design complexity of error handling

Thank You

Dennis Abts, Cray Inc

