

ECE 4750 Computer Architecture

Topic 11: Advanced Processors – Speculative Execution

<http://www.csl.cornell.edu/courses/ece4750>
School of Electrical and Computer Engineering
Cornell University

revision: 2022-11-30-12-41

List of Problems

1 Short Answer	2
1.A Speculative Execution in IO2E Microarchitecture	2
1.B Exceptions in an IO2L Microarchitecture	4
1.C Out-of-Order Superscalar Processors	5
A TinyRV1 Canonical Microarchitectures	7

Explain what modifications need to be made to the IO2L microarchitecture to enable the pipeline diagram on the previous page and thus enable correct execution of `movz` instructions. If possible, your modifications should fit within the mechanisms already provided in the complete quad-issue IO2L microarchitecture shown in Figure A.7 (e.g., your modifications should not require any new data structures). If you need to modify a data structure, feel free to sketch the modified data structure below to more clearly indicate what changes need to be made.

Part 1.C Out-of-Order Superscalar Processors

We wish to execute the following short assembly code sequence processing 64 elements. It would probably be useful to make sure you thoroughly understand this code and the architectural dependencies before continuing. Note that we have rescheduled the address base pointer increment and the loop counter decrement before the store.

```
1      loop:
2      0x100  lw   x1, 0(x2)
3      0x104  lw   x3, 0(x1)    # address depends on value loaded above
4      0x108  mul  x4, x3, x5
5      0x10c  addi x2, x2, 4    # ptr increment scheduled here to optimize performance
6      0x110  addi x6, x6, -1   # assume x6 initially is 64
7      0x114  sw   x4, -4(x2)  # negative offset because ptr increment is above
8      0x118  bne  x6, x0, loop
```

Consider the canonical *quad-issue* IO2L microarchitecture with an in-order front-end and out-of-order issue/writeback with late commit (see Figure A.7 in Appendix A). Note that there are four functional units (Y-pipe for multiplies, X-pipe for short-latency integer ops, L-pipe for loads, and S-pipe for stores); this microarchitecture only provides a single short-latency integer ALU (i.e., the X-pipe). This microarchitecture includes support for register renaming and an aggressive memory disambiguation scheme that enables loads and stores to issue out-of-order. Assume we use unified stores such that both the store data and store address must be ready before we can issue a store. Assume that we have an infinite number of entries in the various data structures (e.g., issue queue, physical register file, reorder buffer, finished store buffer, etc). Assume that there are no instruction nor data cache misses and assume perfect branch prediction (i.e., dynamic branch predictors always correctly predict the right control flow path in the fetch stage resulting in no branch resolution penalty). Do not assume that all of the instructions are waiting in the issue queue. You must explicitly fetch and decode instructions in-order.

Appendix A: TinyRV1 Canonical Microarchitectures




Figure A.1: I3L Microarchitecture for MUL, ADDU, ADDIU




Figure A.2: I2OE Microarchitecture for MUL, ADDU, ADDIU




Figure A.3: I2OL Microarchitecture for MUL, ADDU, ADDIU




Figure A.4: IO2E Microarchitecture for MUL, ADDU, ADDIU




Figure A.5: IO2L Microarchitecture for MUL, ADDU, ADDIU




Figure A.6: Complete I2OL Microarchitecture (single issue: $n = 1$; quad issue: $n = 4$)




Figure A.7: Complete IO2L Microarchitecture (single issue: $n = 1$; quad issue: $n = 4$)