ECE 4750 Computer Architecture, Fall 2016 T07 Fundamental Network Microarchitecture

School of Electrical and Computer Engineering Cornell University

revision: 2016-10-26-13-59

1	Buf	fer Microarchitecture	2
	1.1.	Normal Queues	3
	1.2.	Pipe Queues	5
	1.3.	Bypass Queues	6
	1.4.	Composing Queues	7
2	Cha	nnel Microarchitecture	8
	2.1.	On-Off Flow-Control	9
	2.2.	Elastic Buffer Flow-Control	14
	2.3.	Store-and-Forward Flow-Control	15
	2.4.	Virtual-Cut-Through Flow-Control	16
3	Rou	ter Microarchitecture	17
	3.1.	Pipelined Router	18
	3.2.	Arbitration	19

1. Buffer Microarchitecture



- Network queues are usually one read, one write port
- Network queues implemented with either register files or SRAMs
- Total buffering can be a critical technology constraint, especially in on-chip networks where wires are cheap but buffers are expensive
- We will study three kinds of buffers:
 - Normal Queues: no combinational paths
 - Pipe Queues : combinational path from deq ready to enq rdy
 - Bypass Queues : combinational path from enq val to deq val

1.1. Normal Queues

Normal queues have no combinational connections between the val/rdy signals. This means we cannot enqueue a new message if the queue is full, even if we are dequeuing a message on the same cycle.



Assume the dequeue interface is not ready on cycles 4-6

A single-element normal queue cannot sustain full throughput. The cycle after we enqueue a message, the queue is full preventing us from enqueing a new message *even* if we are dequeuing a message on that same cycle.

enq_msg deq_msg											cyc	A () B			
1-	C	,								-1	-0			0	()
Stage A Full/Empty Bit Stage B											1	()			
$enq_val \longrightarrow deq_val$												2	()		
enq_	rdy	· 🔶		R	>	2			. de	q_r	dy			3	()
														4	()
	0	1	2	3	4	5	6	7	8	9	10	11		5	()
pkt0														6	()
pkt1														7	()
pkt2														8	()
pkt3														9	()
pkt4														10	()
pkt6														11	()

Assume the dequeue interface is not ready on cycles 4-6

1.2. Pipe Queues

Pipe queues have a combinational connection from the deq_rdy to enq_rdy. This means we can now enqueue a new message even if the queue is full, as long as we are dequeuing a message on the same cycle.



Assume the dequeue interface is not ready on cycles 4-6

1.3. Bypass Queues

Bypass queues have a combinational connection from the enq_val/enq_msg to deq_val/deq_msg. This means if the queue is empty, the message will "bypass" the queue and be sent combinationally from the enqueue interface to the dequeue interface.



Assume the dequeue interface is not ready on cycles 4-6

А (I) В () С () D cyc (0 (I)) (I) 1 () () (L) 2 (I) () () L 3 () () (I) 4) (() (L) 5 I) (() (Ι) 6 ((I)) (I) 7 (T) () (L)

Normal

В

А

Bypass

С

10 11 12 13 14 15

1.4. Composing Queues

0 1 2 3 4 5 6 7 8 9

8

9

10

11

(

(|)

(|

(|)

)

)

I.

pkt0 pkt1 pkt2 pkt3 pkt4 pkt5 pkt6 pkt7

()

()

()

()

(

(|

(|)

(|)

|)

)

D

Normal

2. Channel Microarchitecture



- Start by assuming single phit packets, study two low-level flow-control schemes:
 - On-Off Flow Control
 - Elastic-Buffer Flow Control
- Then assume multi-phit packets, study two higher-level flow-control schemes:
 - Store-and-Forward Flow Control
 - Virtual-Cut-Through Flow Control
- Note that all of these flow-control schemes are non-dropping, but dropping flow-control schemes are also possible
 - Reduces buffering requirements
 - Requires nacks or timeouts
 - Can be expensive under high-load due to retries

2.1. On-Off Flow-Control

- Use a single on-off signal to indicate whether or not the receiver queue is full: on means still space, off means queue is full
- On-off signal is essentially the same as a stall signal
- May need to send this signal ahead of time to ensure that by the time we can actually stall the channel we don't have to drop packets
- We will use the following example to explore three different ways of implementing on-off flow control:
 - Combinational stall signal
 - Combinational partial stall signal
 - Pipelined partial stall signal



Key Question: When should we notify the sender that the receiver queue is filling up to avoid dropping packets?

On/off flow-control with combinational stall signal

Assume we can combinationally stall all pipeline registers in the channel as well as the sender itself.



- When do we need to send the stall signal?
- What is the minimum number of entries in the receiver queue that will guarantee we will not need to drop a packet?

On/off flow-control with combinational partial stall signal

Assume we can combinationally stall the sender, but we cannot stall the pipeline registers in the channel. This might be because we have multiple bits in flight on a cable or wire at the same time, or the overhead for stalling all pipeline registers is too high.



- When do we need to send the stall signal?
- What is the minimum number of entries in the receiver queue that will guarantee we will not need to drop a packet?
- Required extra buffering in receiver queue is called "skid buffering"

On/off flow-control with pipelined partial stall signal

Assume that we cannot stall the pipeline registers *and* we must pipeline the stall signal for the sender. This might because we have multiple bits in flight on a cable or wire at the same time, and it takes some number of cycles to send the stall signal back to the sender.





- When do we need to send the stall signal?
- What is the minimum number of entries in the receiver queue that will guarantee we will not need to drop a packet?
- Credit-based flow-control has better buffer utilization

Activity: Flow control in a pipelined multiplier

Consider the following four-stage pipelined multiplier with a val/rdy input/output interface.



Assume the stall signal is on the critical path and so we pipeline the stall signal in the X1 stage. Draw a pipeline diagram illustrating how this multiplier executes a stream of multiply transactions. Assume the output interface is not ready on cycles 5–7. What modifications do we need to avoid dropping transactions?



2.2. Elastic Buffer Flow-Control

Instead of centralizing the buffering required to avoid dropping packets at the receiver, we can also distribute that buffering along the channel. In elastic-buffer flow-control, each pipeline register turns into a small two-element normal queue. The head of the queue is effectively the pipeline register, while the second element is skid-buffering.



pkt0											
pkt1											
pkt2											
pkt3											
pkt4											
pkt5											
pkt6											
pkt7											

2.3. Store-and-Forward Flow-Control

So far we have assumed single-phit packets. How should we handle multi-phit packets? Assume we always allocate buffers in units of a complete packet (there are other schemes that do not require this). In store-and-forward flow-control, once all phits in a packet have been completely received in a queue, we can then forward the phits to the next queue.



Assume four phits/packet, so each packet has one head phit (H), two body phits (B), and one tail phit (T).

pkt0 H										
pkt0 B										
pkt0 B										
pkt0 T										

2.4. Virtual-Cut-Through Flow-Control

Store-and-forward is common in large-scale data-center or multi-socket networks, but the overhead of serializing/deserializing packets can be significant in on-chip networks. Again, assume we always allocate buffers in units of a complete packet. In virtual-cut-through flow-control, we can start forwarding phits to the next queue right-away.



Assume four phits/packet, so each packet has one head phit (H), two body phits (B), and one tail phit (T).

pkt0 H										
pkt0 B										
pkt0 B										
pkt0 T										

In this course, always assume virtual-cut-through flow-control.

3. Router Microarchitecture



3.1. Pipelined Router

Three-stage router pipeline suitable for simple 2-ary butterfly topology



- Router Computation (RC)
 - Simple combinational logic for oblivious routing algorithm
 - Duplicate per input port to avoid structural hazard
- Switch Allocation (SA)
 - Two 2-input arbiters, one per output port
 - Grant and hold, hold after head phit until tail phit
- Switch Traversal (ST)
 - Cross the crossbar and write output buffer

Let's use a pipeline diagram to illustrate a four-phit packet traversing from input terminal 3 to output terminal 3.



pkt0 H							
pkt0 B							
pkt0 B							
pkt0 T							

- Only header phit does route computation
- Body/tail phits cannot bypass header phit, must wait in input queue

3.2. Arbitration



- Requesters set request signal high if need shared resource
- Arbiter sets a single grant signal high for winning requester
- Grant and hold arbiter allows requester to "hold on" to shared resource until finished

Round-Robin Arbiter

In fixed-priority abritration, the same requester always has the highest priority. In round-robin arbitration, the priority changes: winner on one cycle has lowest priority on next cycle.



	Re	eqs			Pric	ority	,		Grants					
0	1	2	3	0	1	2	3	0	1	2	3			
0	0	0	0	1	0	0	0							
1	0	0	0											
1	0	1	1											
1	0	0	1											
1	0	0	0											

Arbiter Fairness

- WEAK FAIRNESS : EVEN NEQUEST EVENTUALLY SERVES - STRONG FAIRNess : Reavests serves Eausly OFTEN LOCAL VS. GLOBAL FAIRNESS 3 11 11 I wit of Traffic NO- NOTES ANDITES WHAT PERCENTAGE OF THE OUTPUT DANDWIDTH COMES Front each INPUT TERMINAL? 0: 0.125 obal strong FAIrness Mough Rade Round Nobin 1: 0.125 2: 0.25 eve Andiren was local STRONG FAIRNess 3: 0.5

Pipeline diagram with arbitration

Let's use a pipeline diagram to illustrate a two four-phit packets traversing through the network. Packet 0 is going from input terminal 2 to output terminal 2. Packet 1 is going from input terminal 3 to output terminal 3. Both packets arrive at the first router at the same time. Assume packet 0 wins arbitration.

