ECE 4750 Computer Architecture, Fall 2022 Topic 6: Advanced Processors Superscalar Execution

School of Electrical and Computer Engineering Cornell University


revision: 2022-10-31-08-29

1	In-C	order Dual-Issue Superscalar TinyRV1 Processor	2
2	Sup	erscalar Pipeline Hazards	4
	2.1.	RAW Hazards	4
	2.2.	Control Hazards	6
	2.3.	Structural Hazards	10
	2.4.	WAW and WAR Name Hazards	10
3	Ana	lyzing Performance of Superscalar Processors	11

Copyright © 2022 Christopher Batten. All rights reserved. This handout was prepared by Prof. Christopher Batten at Cornell University for ECE 4750 Computer Architecture. Download and use of this handout is permitted for individual educational non-commercial purposes only. Redistribution either in part or in whole via both commercial or noncommercial means requires written permission.


1. In-Order Dual-Issue Superscalar TinyRV1 Processor

- Processors studied so far are fundamentally limited to CPI >= 1
- Superscalar processors enable CPI < 1 (i.e., IPC > 1) by executing multiple instructions in parallel
- Can have both in-order and out-of-order superscalar processors, but we will start by exploring in-order



- Continue to assume combinational memories
- F Stage : fetch two instructions at once
- D Stage : 4 read ports, decode 2 inst, "issue" inst to correct pipe
- X/M Stage : separate into A and B pipes (see next page)
- W Stage : 2 write ports

More abstract way to illustrate same dual-issue superscalar pipeline



Different instructions use the A-pipe and/or the B-pipe

	add	addi	mul	lw	sw	jal	jr	bne
A-Pipe	1	1	1			1	1	1
B-Pipe	1	1		1	1	1	1	

Example pipeline diagram for dual-issue superscalar processor

addi x1, x2, 1								
addi x3, x4, 1								
addi x5, x6, 1								
mul x7, x8, x9								
mul x10, x11, x12	2							
addi x13, x14, 1								

- Multiple instructions in stages F, D, W allowed because superscalar processor has duplicated hardware to avoid structural hazards
- Fetch Block group of instructions fetched as unit
- Swizzle instructions "swapped" from natural fetch position to appropriate execution pipe

2. Superscalar Pipeline Hazards

Seems so easy, but why is pipelining hard?


- RAW Hazards
- Control Hazards
- Structural Hazards
- WAR/WAR Name Hazards

2.1. RAW Hazards

Let's first assume we only use stalling to resolve RAW hazards

addi x1, x2,	1							
addi x3, x4,	1							
add x5, x1,	xЗ							
addi x6, x5,	1							
addi x7, x8,	1							
addi x9, x8,	1							

A fully-bypassed superscalar processor is possible, but expensive



Revisit previous assembly sequence with full bypassing

addi x1, x2,	1							
addi x3, x4,	1							
add x5, x1,	xЗ							
addi x6, x5,	1							
addi x7, x8,	1							
addi x9, x8,	1							

Activity: Draw a pipeline diagram for following instruction sequence. Include all microarchitectural dependency arrows.

addi x1, x2, 1							
lw x3, 0(x4)							
lw x5, 0(x3)							
addi x6, x7, 1							
addi x8, x5, 1							
addi x9, x8, 1							


2.2. Control Hazards

Consider following two static instruction sequences.

1	0x1000 addi	x1,	x2,	1	1	# assum	ne R[z	c1]	!= R	[x2]
2	0x1004 jal	x0,	foo		2	0x1000	bne	x1,	x2,	foo
3	•••				3					
4	foo:				4	foo:				
5	0x2000 addi	~3	.	1	· ·	100.				
5	UNZUUU auui	ло,	лч,	1	5	0x2000	addi	x3.	x4.	1
6	0x2004 addi	x5.	x6.	1		0112000		,	,	-
		,	,	-	6	0x2004	addi	x5,	x6,	1


Pipeline diagram for left sequence. Jumps are resolved in D stage.

Pipeline diagram for right sequence. Branches are resolved in A0 stage.



Unaligned fetch blocks

Consider the following static instruction sequence




OpA	F	D	Ao	AI	w					
OPB	F	D	10	101	w					
op C		F	D	130	50	ξ				
5		F	D	AO	AI	w				
op D			F	D	1]5	01	J			
J			F	D	Ao	41	ω			
op E				F	D	1lo	01	S		
ر				F	Ŋ	Ao	AI	2		
op F					F	D	Ao	41	W	
opq					F	D	120	01	W	
opU						F	D	Ao	AI	ω

- Unaligned fetch blocks within a cache line are challenging
- Unaligned fetch blocks across cache lines are very challenging

Aligned fetch blocks


Only fetch aligned fetch blocks, possibly discarding first instruction. Reconsider the same static instruction sequence



Supporting precise exceptions

Consider following instruction sequence. Assume commit point is in the A1/B1 stage and the xxx instruction causes an illegal instruction exception originating in the D stage.

```
add x1, x2, x3
1
 XXX
                     # causes illegal instruction exception
2
3 addi x4, x5, 1
4 addi x6, x7, 1
 . . .
5
6 exception_handler:
 орХ
7
 орΥ
8
 opZ
9
```



What if add caused an arithmetic overflow exception?

2.3. Structural Hazards

Structural hazards *are not* possible in the canonical single-issue TinyRV1 pipeline, but structural hazards *are* possible in the canonical dual-issue TinyRV1 pipeline if two instructions in the same fetch block want to use the same pipe.

mul	x1,	x2, x3							
mul	x4,	x5, x6							
lw	x7,	0(x8)							
sw	x9,	0(x10)							

2.4. WAW and WAR Name Hazards

WAW name hazards *are not* possible in the canonical single-issue TinyRV1 pipeline, but WAW name hazards *are* possible in the canonical dual-issue TinyRV1 pipeline if two instructions in the same fetch block write the same register.

addi x1, x2, 1							
addi x1, x3, 1							

WAR name hazards *are not* possible in the canonical single-issue TinyRV1 pipeline. Are WAR name hazards possible in the canonical dual-issue TinyRV1 pipeline?

addi x1, x2, 1							
addi x2, x3, 1							

3. Analyzing Performance of Superscalar Processors

Consider the classic vector-vector add loop over arrays with 64 elements. This loop has a CPI of 1.33 on the canonical single-issue TinyRV1 processor. What is the CPI on the canonical dual-issue TinyRV1 processor?

Toob:			
lw	x5,	0(x13)	
lw	x6,	0(x14)	
add	x7,	x5,	x6
sw	x7,	0(x12)	
addi	x13,	x12,	4
addi	x14,	x14,	4
addi	x12,	x12,	4
addi	x15,	x15,	-1
bne	x15,	x0,	loop
jr	x1		

1 - ---

