


Example Execution Diagrams



Worksheet below shows state at start of cycle 8

Architectural Register File

r1	2
r2	1
r3	2
r4	3
r5	
r6	4
r7	
r8	
r9	
r10	21
r11	22
r12	
r13	
r14	
...	...
r31	

Issue Queue

op	imm	v	rdest	v	p	rsrc0	v	p	rsrc1
MUL		1	r1	1	φ	r12	1	φ	r3
ADDIU	1	1	r11	1	φ	r10	φ		
MUL		1	r5	1	φ	r1	1	φ	r4
MUL		1	r7	1	φ	r5	1	φ	r6
ADDIU	1	1	r12	1	φ	r11	φ		
ADDIU	1	1	r13	1	φ	r12	φ		
ADDIU	2	1	r14	1	φ	r12	φ		

instr d is still not ready. waiting for instr c to complete

on cycle 8, instr f is wakeup and selects via aggressive bypassing

on cycle 6, with aggressive bypassing, instr a not only bypasses data to instr c, but must wakeup & new I stage select c to make all this happen without any bubbles

5. IO2E: IO Front-End, OOO Issue/Completion, Early Commit

We can use a table to compactly illustrate how the IQ works.

cycle	D	I	IQ Entry		
			0	1	2
0					
1	a				
2	b	a	r1/r2/r3		
3	c	b	r11/r10		
4	d		r5/r1*/r4		
5	e			r7/r5*/r6	
6	f	c			r12/r11
7	g	e	r13/r12		
8		f			r14/r12
9					
10		d			
11		g			
12					
13					
14					
15					
16					
17					
18					
19					

Blank entry
MEANS THIS
entry is free
(NOT VALID)

* = pending

WAITING IN
IQ

g is in issue
stage and is
"issuing" so
next cycle it
will not be
in IQ