ECE 2300
Digital Logic & Computer Organization

Spring 2025

Exceptions
Input/Output

Cornell University

Announcements

- **HW 8 due tomorrow**

- **Lab 5 due next Monday**
  - **Download latest zip file from CMS**

- **Final exam: Saturday May 10th, 9am @ PHL 101, 100 mins**
  - **Cumulative; More on coverage next lecture**
  - **Sample final is posted on CMS**
  - **TA-led review session on Thursday May 8, 7:30pm**
  - **OH schedule in final week will be announced soon**

Virtual Memory (True or False)

- **Program counter (PC) holds a virtual address**

- **Different processes (running programs) share the same page table**

- **The TLB is typically implemented using DRAM**

- **Page fault occurs when there is a TLB miss followed by a Page Table miss**

Review: Virtual Memory Concepts

**Virtual address space
of process A**

**Virtual address space
of process B**

Physical address space

☐ memory **page**

- **Each process (active instance of a program) has its own virtual address space**
  - **Allows developers to write software as if it owns all of the computer's memory**
  - **Each process also has its own page table**

- **The virtual page to physical page mapping is dynamically managed by the OS**

Review: Page Table Access

The Page Table Register (PTR) is a special CPU register for locating the page table in the physical MM

Page table register

Virtual address

31 30 29 28 27···············15 14 13 12 11 10 9 8 ·······3 2 1 0

| Virtual page number | Page offset |

20

Valid   Physical page number

Page table

18

Virtual page number (VPN) is used to index the page table;

**PTR+VPN form the physical address of the page table entry (PTE) to access**

Review: Translation Lookaside Buffer (TLB)

- **Small cache of recently accessed PTE (typically 16-512 entries, fully associative)**

TLB

Virtual page number

Tag: virtual page number

Data: physical page number

Valid	Dirty	Ref
1	0	1
1	1	1
1	1	1
1	0	1
0	0	0
1	0	1

accessed only on a TLB miss

Page table

Physical page or disk address

Valid	Dirty	Ref
1	0	1
1	0	0
1	0	0
1	0	1
0	0	0
1	0	1
1	0	1
0	0	0
1	1	1
1	1	1
0	0	0
1	1	1

Physical memory

Disk storage

Accessing the TLB and the Cache

- **Cache usually uses physical addresses since it holds a subset of what is in MM**

virtual address

Virtual page number	Page offset

→ TLB →

physical address

Physical page number	Page offset

| Tag	Index	Byte offset

→ Cache → =

Analogy for TLB

Exceptions and Interrupts

- **Useful methods for signaling the CPU that some event has occurred that requires action**
  - In response, the CPU may *suspend* the running program in order to handle the exception/interrupt

- **Exceptions are used to handle conditions that arise when executing instructions on the processor**
  - Detected by the processor itself

- **Interrupts are used to handle (asynchronous) events external to the processor**
  - I/O device request, external error or malfunction

Why are Exceptions Useful?

- **Handle unexpected events**
  - **Overflow, divide-by-zero, invalid opcode, memory protection violation, etc.**

- **Handle page faults**

- **Allow user programs to get service from the OS**
  - **A system call creates an exception that kicks out the user program and transfers control to exception handler**

- **An <u>exception handler</u> is OS-managed code that responds to exceptions and dispatches the right OS service routine based on the exception type**

Pipeline with Exception Handling

Pipeline with Exception Handling

When an Exception signal is raised

- **The control unit (CU) sets the *Cause* of the exception and *Exception PC* (with the address of the <u>faulting instruction</u>)**

- **All instructions before the exception complete**

- **The *faulting instruction* (that causes the exception), and any behind it in the pipeline, are turned into NOPs**

- **The PC of the first instruction in the <u>exception handler</u> code is loaded into the PC register**

Instruction Page Fault

exception → CU → **Control Signals**

Exception PC   Exception Cause

EL

MW

CU — sign bit — =?

Adder

+2

MUX — PCJ

PC — PCL

L1 Inst $

Inst TLB

Decoder

SE

RF
LD
SA
SB
DR

D_in

MUX

MUX

$F_m \ldots F_0$

ALU

MUX — MB

L1 Data $

D_IN

Data TLB

MUX — MD

IF/ID   ID/EX   EX/MEM   MEM/WB

PC of the exception handler

[SUB R5,R5,R7]
not in main memory

LW R4,0(R1)

ADD R1,R2,R3

Instruction Page Fault

Lecture 25: 14

Instruction Page Fault

exception

CU → Control Signals

sign bit

=?

Exception PC   Exception Cause

EL

MW

MUX   PC   L1 Inst $ Decoder   Adder   RF (LD, SA, SB, DR, D_in)   MUX   MUX $F_m \ldots F_0$ ALU   L1 Data $ (D_IN)   MUX

PCJ   PCL   Inst TLB   SE   MB   Data TLB   MD

PC of the exception handler

IF/ID   ID/EX   EX/MEM   MEM/WB

[SUB R5,R5,R7]
<stall>
<access page table>

<LW and ADD have completed>

Instruction Page Fault

[SUB R5,R5,R7]

Instruction Page Fault

[SUB R5,R5,R7]

Instruction Page Fault

PC of SUB "page fault"

Exception PC   Exception Cause

EL

exception → CU → Control Signals

=?

sign bit

MW

Adder

$F_m \dots F_0$

+2

L1 Inst $

Decoder

RF
LD
SA
SB
DR

D_in

MUX

MUX

MUX

MUX

MUX

MUX

ALU

L1 Data $

D_IN

MUX

MB

MD

Data TLB

M U X

P C

PCJ

PCL

PC of the exception handler

Inst TLB

SE

IF/ID

ID/EX

EX/MEM

MEM/WB

[SUB R5,R5,R7]

Instruction Page Fault

exception → CU → Control Signals

Exception PC   Exception Cause

EL

sign bit   =?

MW

+2   Adder

$F_m \ldots F_0$

M U X   P C   L1 Inst $ Decoder   RF
LD
SA
SB
DR

D_in

MUX   MUX   ALU   L1 Data $ M U X

MB   D_IN

Inst TLB   SE   Data TLB   MD

PCJ

PCL

IF/ID   ID/EX   EX/MEM   MEM/WB

PC of the exception handler

[SUB R5,R5,R7]

**<page fault>**

Instruction Page Fault

1st instruction in
exception handler

Enabling Program Restart and Calling OS

The exception handler then takes the following actions

- **Saves the <u>program state</u> into memory so this program can later be restored when the exception has been handled**

- **Reads the *Cause register* and determines the appropriate service of the OS to invoke**

A Recap: Handling a Page Fault

instruction page boundary →

ADD R1,R2,R3
LW   R4,0(R1)
SUB R5,R5,R7 →

TLB miss
Page table miss →

CPU generates a page fault exception

↓

ADD R1,R2,R3
LW   R4,0(R1)
SUB R5,R5,R7 ←

OS brings in the page, updates page tables and TLB, restores program state, and resumes the program ←

exception handler saves program state and transfers control to the OS

Analogy for Exception Handler

Computer with Input/Output

Processor

L1
Inst
Cache
+
Inst
TLB

L1
Data
Cache
+
Data
TLB

interconnect
(e.g., bus)

disk, keyboard,
graphics,
network, etc

L2 Cache

← **Input**

Output →

Main Memory

**Input/
Output**

Input/Output Devices

- **I/O devices are the media to allow computer systems to interact with the outside world**

Example Server System with I/O

Intel Xeon 5300 processor

Intel Xeon 5300 processor

DDR: Double Data Rate (memory interface standard)

Front Side Bus (1333 MHz, 10.5 GB/sec)

FB DDR2 667 (5.3 GB/sec)

DIMM: Dual Inline Memory Module (circuit board with DRAMs on both sides)

Main memory DIMMs

Memory controller hub (north bridge) 5000P

PCIe x16 (or 2 PCIe x8) (4 GB/sec)

PCIe

Serial ATA = Serial Advanced Technology Attachment (interface standard for storage device)

Serial ATA (300 MB/sec)

Disk

Disk

I/O controller hub (south bridge) Entreprise South Bridge 2

PCIe x4 (1 GB/sec)

PCIe x4 (1 GB/sec)

PCIe: Peripheral Component Interconnect Express (high-speed bus standard)

PCI-X bus (1 GB/sec)

PCI-X bus (1 GB/sec)

LPC (1 MB/sec)

Keyboard, mouse, ...

Parallel ATA (100 MB/sec)

USB 2.0 (60 MB/sec)

CD/DVD

I/O Controller

- **An I/O controller manages one or more peripheral devices**
  - **Function: coordinates data transfers between the device(s) and the rest of computer system**
  - **Interface: contains a set of special registers for communication with the processor**
    - **Command registers**
      - Tells the device to do something
      - Written by CPU/OS
    - **Status registers (read by processor/OS)**
      - Indicates the status of the device (ready, busy, error)
      - Read by CPU/OS
    - **Data input/output registers**

Accessing I/O Devices

- **How do we get a command/data to the right device?**

- **Dedicated I/O instructions**
  - **Separate Load/Store instructions to access I/O registers**
  - **Only the OS can use these instructions**

- **Memory-mapped I/O**
  - **Specific portions of the physical address space are assigned to I/O devices**
  - **Only the OS can access these addresses**
  - **Each I/O device register has a unique memory address**

Data Transfer Between I/O and Memory

- **Programmed I/O (PIO)**
    - Processor completely arbitrates transfer of data from device to memory
        - Typically much less efficient than DMA

- **Direct Memory Access (DMA)**
    - I/O device transfers data directly to main memory
    - Processor/OS sets up the transfer through I/O commands
   - And then can do something else, like running another program

Informing the Processor

- **A device needs to inform the processor when an I/O operation is completed**

- **Polling**
  - **Processor periodically reads the Status Register, which indicates when an operation is done**

- **Interrupt-driven I/O**
  - **I/O device signals the processor via an interrupt when the operation is done**
  - **Typically more efficient than polling**

Let's Pull Some Pieces Together

- **Page fault occurs**
- **Exception handler gets loaded**
- **Exception handler takes action**
- **OS sets up disk transfer**
- **OS schedules another program**
- **Data is read from disk and transferred to main memory**
- **Disk controller interrupts processor**
- **Second program is interrupted**
- **First program can run again**

Data Page Fault Occurs in Program A

Exception Handler Gets Loaded

Exception Handler Takes Action

- **Saves program A state**

- **Reads the Cause register and determines that a page fault occurred**

- **Calls the appropriate part of the OS**

OS Switches from Program A to B

What states do we save into the main memory when program A is suspended?

- **PC ?**
- **Registers in RF ?**
- **Page table register (PTR) ?**
- **TLB ?**

What about caches ?

OS Switches from Program A to B

- **Program counter (PC):** Save

- **Registers in RF:** Save

- **Page table register (PTR):** Save

- **TLB:** Invalidate all entries

- **Caches:** Typically retained; not flushed during context switch as they hold physical addresses

OS Sets Up Disk Transfer using DMA

Intel Xeon 5300 processor

Intel Xeon 5300 processor

Front Side Bus (1333 MHz, 10.5 GB/sec)

FB DDR2 667 (5.3 GB/sec)

PCIe x16 (or 2 PCIe x8) (4 GB/sec)

Main memory DIMMs

PCIe

Serial ATA (300 MB/sec)

Disk

PCIe x4 (1 GB/sec)

PCIe x4 (1 GB/sec)

Disk

PCI-X bus (1 GB/sec)

"read 4K bytes from disk starting at addr X to memory starting at addr Y"

PCI-X bus (1 GB/sec)

LPC (1 MB/sec)

Keyboard, mouse, ...

Parallel ATA (100 MB/sec)

CD/DVD

USB 2.0 (60 MB/sec)

FSB interface

memory controller

NB-SB interface

SATA controller

OS Schedules Another Program

- **While waiting for the disk read to complete for program A, the OS scheduler may run a different process (program B)**

- **It loads the processor with the state (PC, PTR, and RF) of program B**

OS Switches from Program A to B

Page is Read from Disk

(now running program B)

Intel Xeon 5300 processor

Intel Xeon 5300 processor

Front Side Bus (1333 MHz, 10.5 GB/sec)

FB DDR2 667 (5.3 GB/sec)

PCIe x16 (or 2 PCIe x8) (4 GB/sec)

Main memory DIMMs

PCIe

Serial ATA (300 MB/sec)

Disk

PCIe x4 (1 GB/sec)

PCIe x4 (1 GB/sec)

"read 4K bytes starting at addr X"

Disk

PCI-X bus (1 GB/sec)

LPC (1 MB/sec)

PCI-X bus (1 GB/sec)

Keyboard, mouse, ...

USB 2.0 (60 MB/sec)

Parallel ATA (100 MB/sec)

CD/DVD

FSB interface

memory controller

NB-SB interface

SATA controller

Page is Read from Disk

(now running program B)

Intel Xeon 5300 processor

Intel Xeon 5300 processor

Front Side Bus (1333 MHz, 10.5 GB/sec)

FB DDR2 667 (5.3 GB/sec)

PCIe x16 (or 2 PCIe x8) (4 GB/sec)

Main memory DIMMs

PCIe

Serial ATA (300 MB/sec)

Disk

data returned to disk controller

Disk

PCIe x4 (1 GB/sec)

PCIe x4 (1 GB/sec)

PCI-X bus (1 GB/sec)

LPC (1 MB/sec)

Keyboard, mouse, ...

PCI-X bus (1 GB/sec)

USB 2.0 (60 MB/sec)

Parallel ATA (100 MB/sec)

CD/DVD

FSB interface

memory controller

NB-SB interface

SATA controller

DMA Transfer of Page to Memory

(now running program B)

Intel Xeon 5300 processor

Intel Xeon 5300 processor

Front Side Bus (1333 MHz, 10.5 GB/sec)

FB DDR2 667 (5.3 GB/sec)

Main memory DIMMs

data written to memory location Y (via DMA)

PCIe x16 (or 2 PCIe x8) (4 GB/sec)

PCIe

Serial ATA (300 MB/sec)

Disk

Disk

PCIe x4 (1 GB/sec)

PCIe x4 (1 GB/sec)

PCI-X bus (1 GB/sec)

data transferred to memory controller

LPC (1 MB/sec)

Keyboard, mouse, ...

PCI-X bus (1 GB/sec)

USB 2.0 (60 MB/sec)

Parallel ATA (100 MB/sec)

CD/DVD

FSB interface

memory controller

NB-SB interface

SATA controller

I/O Controller Interrupts Processor

(now running program B)

interrupt "I/O complete"

Intel Xeon 5300 processor

Intel Xeon 5300 processor

Front Side Bus (1333 MHz, 10.5 GB/sec)

FB DDR2 667 (5.3 GB/sec)

PCIe x16 (or 2 PCIe x8) (4 GB/sec)

Main memory DIMMs

PCIe

Serial ATA (300 MB/sec)

Disk

PCIe x4 (1 GB/sec)

PCIe x4 (1 GB/sec)

Disk

PCI-X bus (1 GB/sec)

LPC (1 MB/sec)

PCI-X bus (1 GB/sec)

Keyboard, mouse, ...

USB 2.0 (60 MB/sec)

Parallel ATA (100 MB/sec)

CD/DVD

FSB interface

memory controller

NB-SB interface

SATA controller

Program B is Interrupted

The state of program B is saved by the interrupt handler

Program A Can Now Run Again

- **Page fault was handled, so OS marks program A as runnable**

- **If OS scheduler chooses to run program A, it loads its state (PC of the LW, PTR, and registers)**

- **Key point: Processor was free to do other work during the long I/O transfer time**
  - With <u>DMA</u>, processor did not have to directly handle data transfers from device to memory
  - With <u>interrupt-driven I/O</u>, processor did not have to poll the device to see when the I/O operation completed

Building a Complete Computer

Processor

Cache

Interrupts

Memory-I/O Interconnect

Main memory

I/O controller

I/O controller

I/O controller

Disk   Disk

Graphics output

Network

A
B
Cin
S

Cout

A
B
Y

Next Class

More on Final Exam

Advanced Topics