ECE 2300 Digital Logic & Computer Organization Spring 2025

Virtual Memory



Cornell University

Announcements

Lab 4 report due tomorrow

How Do We Extend and Share Main Memory?



- What if one program needs more than the amount of installed main memory (i.e., <u>physical memory</u>)?
- How do multiple programs share the same main memory address space (multitasking) ?

Extending Memory Hierarchy

- Main memory (MM) is managed similar to a cache
 - Data are brought into MM as requested
 - If MM is full, older data get swapped out to disk



Data Transfer Granularity (Analogy)

- Data transfer across the memory hierarchy increases in granularity
 - Bytes/words between RF and cache; blocks between cache and main memory; pages between disk and memory



Data movement in the memory hierarchy is like transporting goods over different distances:

- Passing a few bytes between registers is like handing a pen to your neighbor—quick and lightweight
- Moving data blocks between main memory and cache is like delivering a box across town in a car
- Transferring pages between disk and memory is like shipping containers across the ocean—bulkier, slower, but more efficient per unit at that scale

Sharing Main Memory

How to enable multiple programs to share the same physical MM?

Requirements

- *Transparency*: a program should not know other programs are sharing the same MM
- *Protection*: a program must not be able to corrupt other programs

Solutions (Virtualizing MM)

- Each program operates in its own virtual address space
- The set of physical MM addresses for each program is dynamically allocated and managed

Virtual Memory Intuition

Virtual Memory: Main Ideas

- The hardware and software mechanisms that dynamically manage the memory hierarchy
- Extends memory hierarchy to incorporate large permanent storage
 - Hide physical size of MM from software
 - Moves large blocks (in unit of <u>pages</u>) between MM and permanent storage as needed
- Allows multiple programs (via processes) to share main memory with protection and isolation
 - A process is an active running instance of a program
 - Processes run in virtual address space

Virtual and Physical Addresses

- When a program is compiled, the instruction and data addresses are *virtual*
 - <u>They need to translated</u> to the *physical* addresses
- <u>Virtual addresses</u> refer to the addresses used by the programs
 - With a N-bit virtual address, the size of the virtual address space is 2^{N} bytes
- Physical addresses refer to the real addresses used by hardware to access the physical MM
 - With a M-bit physical address, the size of the physical address space is 2^M bytes (typically, M < N)

Virtual Address Space of a Program (Process)*



Physical Memory Sharing with Virtual Memory



- Each process (program) has its own virtual address space
 - Allows developers to write software as if it owns all of the computer's memory
 - At any given time, only portions of each process's virtual memory need to reside in physical MM, due to data locality
- The OS allocates pages and "multiplexes" the physical MM across processes
 - Without virtual memory, could have only one process in MM at a time

Paging

- Virtual/physical address space is divided into equal sized <u>pages</u>
 - A page contains N bytes where N is a power of 2
 - N = 4096 is a typical size
 - A whole page is read or written during data transfer between MM and disk
 - Each page in virtual memory space has a unique index called virtual page number (VPN)
 - Similarly, each page in physical memory space has a unique physical page number (PPN)

View of Virtual Memory with 32b Address



Virtual Memory and Physical MM

- During a program execution, only a subset of its virtual pages need to be in physical main memory (MM) at a time
 - When requested, if the page is not already in MM, the OS loads an entire page from disk into a physical memory location
 - The mapping between virtual to physical pages is saved in a directory called page table (which is stored in physical MM)
 - When the same virtual address is encountered, it is *translated* using this saved mapping information in the directory



Address Translation

Virtual address



Physical address

Assuming 1GB physical memory here (30-bit physical address)

Address Translation Using a Page Table



Physical address

Breaking Down Page Table Operation (1)

The Page Table Register (PTR) is a special CPU register for locating the page table in the physical MM



Breaking Down Page Table Operation (2)



Breaking Down Page Table Operation (3)



Physical address

Breaking Down Page Table Operation (4)



Example: Page Table Access

• Given the following page table and virtual address stream (in decimal), identify the potential page faults 128, 2048, 4096, 8192



Example: Page Table Access

 Given the following page table and virtual address stream (in decimal), identify the potential page faults 128 (VPN=0), 2048 (VPN=0), 4096 (VPN=1), 8192 (VPN=2)



Lecture 24: 22

Page Faults and Page Replacement

- Miss penalty on a page fault is significant
 Up to ~100M cycles
- Low miss (page fault) rates are essential
 - Fully associative page placement (put anywhere in MM)
 - LRU replacement of a page when MM is full
- The Operating System (OS) handles page
 placement

Page Replacement and Write Policy

- Too expensive to do true LRU (100K-1M pages);
 Use LRU approximation
 - Each PTE has a Reference bit (ref)
 - Reference bit is set when a page is accessed
 - OS periodically clears all Reference bits
 - OS chooses a page with a Reference bit of 0
- Write back policy is used (instead of write through)
 - Dirty bit in PTE is set on a write to main memory
 - Page with set Dirty bit is written to disk if replaced

Faster Address Translation

- Must access the page table before an instruction can be fetched and before data cache/memory can be accessed
- Page table accesses have good locality
- ⇒ Cache the most recent PTEs within the CPU

Translation Lookaside Buffer (TLB)

• Small cache of recently accessed PTE (typically 16-512 entries, fully associative)



TLB Miss Scenarios

- TLB miss, page table hit
 - Bring in the PTE information from page table to TLB
 - Retry the access
 - Usually handled by hardware (the memory management unit, or MMU)
- TLB miss, page fault
 - Bring in the page from disk (orchestrated by OS)
 - Load the page table and TLB (orchestrated by OS)
 - Retry the access
 - Cache miss will definitely occur!

Next Class

Exceptions Inputs/Outputs (H&H 6.6.2, 9.2, 9.3.8)