# **Architectural Specialization for Inter-Iteration Loop Dependence Patterns**

### Abstract

Hardware specialization is an increasingly common technique to improve performance and energy efficiency in spite of the diminished benefits of technology scaling. We are pursuing a single-ISA heterogeneous architecture called explicit loop specialization (XLOOPS) that transparently integrates general-purpose processors (GPPs) and specialized loop accelerators. XLOOPS supports a variety of inter-iteration data- and control-dependence patterns for both single and nested loops. The XLOOPS hardware/software abstraction requires only lightweight changes to a general-purpose compiler to generate XLOOPS binaries and enables executing these binaries on: (1) traditional microarchitectures with minimal performance impact, (2) specialized microarchitectures to improve performance and/or energy efficiency, and (3) adaptive microarchitectures that can seamlessly migrate loops between traditional and specialized execution. We evaluate XLOOPS using a vertically integrated research methodology and show compelling performance and energy efficiency improvements compared to both simple and comple GPPs.



5



### **XLOOPS Microarchitecture**

A GPP augmented with a *loop-pattern specialization unit* (LPSU) that contains a lane management unit and a number of decoupled lanes for executing iterations in parallel. The GPP and the lanes in the LPSU share long-latency functional units (LLFUs) and data-memory ports.



- > Traditional Execution An xloop instruction is executed as a conditional branch, and an xi instruction is executed as simple addition.
- Specialized Execution Specialized execution occurs in two phases: *scan phase* where the GPP scans the xloop and configures the LPSU and *specialized execution phase* where the LPSU executes the iterations in parallel.
- Adaptive Execution Adaptive execution mechanism that adds two phases, GPP profiling phase and LPSU profiling phase to determine the best performing microarchitecture and adaptively migrates the loop execution.



and *000/4+x*.

## Shreesha Srinath, Berkin Ilbeyi, Mingxing Tan, Gai Liu Zhiru Zhang, Christopher Batten Computer Systems Laboratory School of Electrical and Computer Engineering, Cornell University



### **Energy Efficiency vs. Performance Results**



(a) io+x







(b) 000/2+x



Specialized execution adds minimal energy overhead and results in increased performance for on io+x. Specialized execution is more energy efficient for ooo/2+x

- benefit from traditional execution when there is high intra-iteration ILP.
- Adaptive work migration helps xloop.{om,orm,ua} kernels when there is
- limited MLP.









This work was supported in part by NSF CAREER Award #1149464, NSF XPS Award #1337240, a DARPA Young Faculty Award, and donations from Intel Corporation, Synopsys, Inc, and Xilinx, Inc. The authors acknowledge and thank Pol Rosello and Paul Jackson for their help in writing XLOOPS application kernels, Christopher Torng for his help bringing up the gem5 simulation framework, Aadeetya Shreedhar for his help in bringing up traditional execution on gem5, and Derek Lockhart for developing the Python hardware modeling framework used in the cycle-level model of the LPSU.



### **Case Studies**

We explored the microarchitectural design space by adding limited vertical multi-threading, scaling the number of lanes, scaling shared resources, and

- Limited vertical multi-threading and increased lanes only helps for few kernels.
- Doubling shared resources helps to reduce memory contention and LLFU structural hazards.
- Scaling resources does not help overcome inter-iteration register dependences

 $\triangleright$  Hand-optimizing select xloop.or kernels to reduce the cross-iteration iteration

> Simply annotating serial versions of the kernels often performs better than code with significant loop transformations which shows that XLOOPS allows

### **RTL/VLSI Evaluation**

We implemented a register-transfer-level (RTL) model for a basic LPSU that supports xloop.uc instructions. We target a 40 nm TSMC process using a Synopsys ASIC CAD toolflow: VCS for RTL simulation, DesignCompiler for synthesis, IC Compiler for

- ▷ Total area of the LPSU design is 0.36 mm<sup>2</sup> which is only 43% larger than the in-order GPP  $(0.25 \, \text{mm}^2)$
- ▷ Sharing the LLFUs and data-memory port is a key design decision that results in incurring minimal area overheads.
- Scaling experiments show that area overhead of a given LPSU design roughly increases linearly with the number of lanes (≈10%).
- Specialized execution improves performance by 2.4–4 $\times$  and energy efficiency by  $1.6-2.1 \times .$
- Accessing instruction buffer is cheaper by a factor of ten compared to accessing the instruction cache.
- McPAT results are relatively conservative which motivates RTL implementation of other patterns.

### Acknowledgments