Accelerating Irregular Algorithms on GPGPUs Using Fine-Grain Hardware Worklists

2

Abstract

In this paper, we propose a novel fine-grain hardware worklist for GPGPUs that addresses the classic weaknesses of data-driven implementations of irregular algorithms. A set of distributed hardware worklist banks are tightly integrated with the GPGPU lanes are used to reduce memory contention and software overheads. We also detail multiple work redistribution schemes of varying complexity that can be employed to improve load balancing. Furthermore, a virtualization mechanism supports seamless work spilling and refilling. We evaluate challenging irregular algorithms from the LonestarGPU benchmark suite on a cycle-level simulator. We found that using hardware worklists on a GPGPU yields speedups ranging from 1.2–2.4 \times over highly optimized software baselines on a nominal GPGPU.

Motivation

GPGPUs excel at exploiting conventional data parallelism to achieve high performance and energy efficiency. However, it is much more challenging to map more irregular **amorphous data parallel** applications to GPGPUs which allows tasks to have conflicting accesses, to be generated dynamically, and to modify the underlying data structure. Even aggressive software optimizations do not fully mitigate issues with memory contention, suboptimal load balancing, and software overhead.



Example Amorphous Data Parallel Applications

Breadth-First Search



Minimum **Spanning Tree**



Barnes-Hut N-Body

			•	
•		•		
	*	*		
	*	* *		
•	 =====		*	>*
)	*	•
*	*			

Survey Propagation





Single-Source

Delaunay Mesh

Refinement

- Breadth-First Search Calculates number of hops from a source node to all other nodes in an unweighted graph.
- Barnes-Hut N-Body Performs an N-body simulation using an octree.
- > **Delaunay Mesh Refinement** Fixes triangles in a mesh that violate geometric constraints.
- **Minimum Spanning Tree** Computes a subset of nodes in a weighted graph that spans all nodes with a minimum cost.
- Survey Propagation Heuristic SAT solver to determine the probability of a boolean statement being true.
- Single-Source Shortest Path Calculates cost from a source node to all other nodes on a weighted graph.

3 Mapping Irregular Algorithms to GPGPUs

Irregular algorithms iteratively apply a set of operators on a subset of elements in the data structure which are referred to as **active nodes**. The check operator determines whether or not the element assigned to the thread is an active node or not. The compute operator performs the actual work required for the algorithm to progress and can generate more work by activating inactive nodes. There are two standard approaches to mapping irregular algorithms to GPGPUs.





4

Ji Kim and Christopher Batten Computer Systems Laboratory School of Electrical and Computer Engineering Cornell University

Fine-Grain Hardware Worklists

Fine-grain hardware worklists (HWWL) are implemented as **distributed banks** tightly integrated with the GPGPU lanes in order to reduce memory operations when interacting with the worklist. A work redistribution unit facilitates dynamic load balancing between banks within a core as well as across cores via a special redistribution network. A virtualization unit allows work that does not fit in the banks to seamless spill to an overflow buffer in memory and refill empty banks as necessary.

ruction	Description
nit r_d, r_s	Initializes overflow buffer for virtualization.
g r_s	Configure partition mode (0=single,1=double).
ıll r_d, r_s	Pulls work ID from HWWL, if local bank is empty: return WAIT if there is more work in system, or DONE otherwise.
ish r_s, r_t	Pushes work ID to HWWL, throws exception if overflow buffer is full.

5







6 Acknowledgments This work was supported in part by NSF CAREER Award #1149464, an NDSEG Fellowship, and donations from Intel Corporation and NVIDIA Corporation. The authors acknowledge and thank the Lonestar Benchmark Suite team for their insightful advice, particularly Martin Burtscher, Rupesh Nasre, and Sreepathi Pai for generously providing additional code and their extensive help in understanding the various im- plementations of LSG benchmarks.

