An Open-Source Python-Based Hardware Generation, Simulation, and Verification Framework

Abstract

We present an overview of previously published features and work in progress for PyMTL, an open-source Python-based hardware generation, simulation, and verification framework that brings compelling productivity benefits to hardware design and verification. PyMTL provides a natural environment for multi-level modeling using method-based interfaces, features highly parametrized static elaboration and analysis/transform passes, supports fast simulation and property-based random testing in pure Python environment, and includes seamless SystemVerilog integration.





	• •
Multi-level modeling	⊳ Metho
# FL implementation for calculating log2(N)	Port-B
<pre>def fl_algorithm(): # put/get have blocking semantics</pre>	x = read(0x10)
<pre>s.out.put(math.log(s.in.get(), 2)) # OL implementation employee 2 evaluation</pre>	
# CL implementation emulates a 3-cycle pipeline s.pipe = Pipeline(latency = 3) @s tick cl	enqueue(req)
<pre>def cl_algo_pipelined(): if s.out q.eng ready():</pre>	(dequeue(resp))
<pre>if s.pipe.can_pop(): s.out_q.push(s.pipe.do_pop()) else:</pre>	Xcel RTL valid = 1; addr =
<pre>if not s.in_q.deq_ready(): s.pipe.do_push(math.log(s.in_q.deq(), 2))</pre>	if valid: x = data
<pre># Part of RTL implementation s.N = Reg(Bits32)</pre>	
<pre>s.res = RegEn(Bits32) s.connect(s.res.out, s.out.msg)</pre>	Pythor
 @s.combinational	<pre># By default 1 # in the same</pre>
<pre>def rtl_combN(): s.res.in_ = s.res.out + 1 s N in _ = s N out >> 1</pre>	class DUT(Ve definit_
if s.N.out == 0: s.res.en = Bits1(0) else: s.res.en = Bits1(1)	$s.in_ = 1$ s.out = 0
Pure-Python simulation	# Connect # to corr
> Property_based random testing	s.set_por 'clk'
	'reset' 'in'
4 Course Lab Assignments	S universities, includin
4 PyMTL has been used by over 400 students across two in a senior-level undergraduate computer architecture coursity sity(ECE 4750), in a similar course at Boston University graduate-level ASIC design course at Cornell University (ED puter architecture courses involved multiple design labs (into RISC-V processor, set-associative blocking cache, and be minating in a final lab composing all previous components system. Students chose whether to design in PyMTL, in Symix, but they were required to test their designs using PyM	s universities, includin rse at Cornell Unive (EC 513), and in ECE 5745). The com eger multiplier, simplous/ring network), cu s to build a multi-cor rstemVerilog, or with TL.
4 Course Lab Assignments PyMTL has been used by over 400 students across two in a senior-level undergraduate computer architecture coursity graduate-level ASIC design course at Boston University graduate-level ASIC design course at Cornell University (E puter architecture courses involved multiple design labs (int RISC-V processor, set-associative blocking cache, and b minating in a final lab composing all previous components system. Students chose whether to design in PyMTL, in Sy mix, but they were required to test their designs using PyM Batten Research Group Test	s universities, includin rse at Cornell Univer (EC 513), and in ECE 5745). The com eger multiplier, simpl us/ring network), cu s to build a multi-cor stemVerilog, or with TL.
4 Course Lab Assignments PyMTL has been used by over 400 students across two in a senior-level undergraduate computer architecture cou sity(ECE 4750), in a similar course at Boston University graduate-level ASIC design course at Cornell University (B puter architecture courses involved multiple design labs (int RISC-V processor, set-associative blocking cache, and b minating in a final lab composing all previous components system. Students chose whether to design in PyMTL, in Sy mix, but they were required to test their designs using PyM Batten Research Group Test	universities, includin rse at Cornell Unive (EC 513), and in ECE 5745). The corr reger multiplier, simpl us/ring network), cu s to build a multi-corr rstemVerilog, or with TL.
4 PyMTL has been used by over 400 students across two in a senior-level undergraduate computer architecture cou sity(ECE 4750), in a similar course at Boston University graduate-level ASIC design course at Cornell University (B puter architecture courses involved multiple design labs (int RISC-V processor, set-associative blocking cache, and b minating in a final lab composing all previous components system. Students chose whether to design in PyMTL, in Sy mix, but they were required to test their designs using PyM Batten Research Group Test Interview Interface State State Components Miff dk (+ diff dk (+ diff dk (+	s universities, includin rse at Cornell Univer (EC 513), and in ECE 5745). The corr eger multiplier, simple us/ring network), cu s to build a multi-corr rstemVerilog, or with TL.
4 PyMTL has been used by over 400 students across two in a senior-level undergraduate computer architecture cou- sity(ECE 4750), in a similar course at Boston University graduate-level ASIC design course at Cornell University (E puter architecture courses involved multiple design labs (int RISC-V processor, set-associative blocking cache, and b minating in a final lab composing all previous components system. Students chose whether to design in PyMTL, in Sy mix, but they were required to test their designs using PyM Batten Research Group Tes RISC Processor Host Interface RISC Processor SRAM Subbank (4KB)	s universities, includin rse at Cornell Univer (EC 513), and in ECE 5745). The corr reger multiplier, simpl us/ring network), cu s to build a multi-corr rstemVerilog, or with TL. st Chip 1 (201
4 Course Lab Assignments PyMTL has been used by over 400 students across two in a senior-level undergraduate computer architecture cours sity(ECE 4750), in a similar course at Boston University graduate-level ASIC design course at Cornell University (Eputer architecture courses involved multiple design labs (interface voluments) RISC-V processor, set-associative blocking cache, and be minating in a final lab composing all previous components system. Students chose whether to design in PyMTL, in Sy mix, but they were required to test their designs using PyM Batten Research Group Test Host Interface Host Interface Host Interface SRAM (4KB) diff dk (+ diff dk (- diff dk (- diff dk (+ diff dk (- diff dk (- diff dk (+ diff dk (- diff dk (- diff dk (+ diff dk (- diff dk (+ diff dk (- diff dk (- diff dk (+ diff dk (- diff dk	s universities, includin rse at Cornell Univer (EC 513), and in ECE 5745). The com eger multiplier, simple us/ring network), cu s to build a multi-cor stem Verilog, or with TL. St Chip 1 (201 Clk tree UNDS Clk tree Clk tree
4 Course Lab Assignments PyMTL has been used by over 400 students across two in a senior-level undergraduate computer architecture cousity (ECE 4750), in a similar course at Boston University (Bputer architecture courses involved multiple design labs (int RISC-V processor, set-associative blocking cache, and brinating in a final lab composing all previous components system. Students chose whether to design in PyMTL, in Symix, but they were required to test their designs using PyMTL, in system, but they were required to test their designs using PyMTL in they were required to test their designs using PyMTL in they into they interface state of the state	s universities, includin rse at Cornell Univer (EC 513), and in ECE 5745). The corr reger multiplier, simple us/ring network), cu s to build a multi-corr rstemVerilog, or with TL. St Chip 1 (201 St Chip 1 (201)
4 Course Lab Assignments PyMTL has been used by over 400 students across two in a senior-level undergraduate computer architecture coursity graduate-level ASIC design course at Boston University graduate-level ASIC design course at Cornell University (EDE 4750), in a similar course at Cornell University (EDE 4750), in a similar course at Cornell University (EDE 4750), in a similar course at Cornell University (EDE 4750), in a similar course at Cornell University (EDE 4750), in a similar course at Cornell University (EDE 4750), in a similar course at Cornell University (EDE 4750), in a similar course at Cornell University (EDE 4750), in a similar course at Cornell University (EDE 4750), in a similar course at Cornell University (EDE 4750), in a similar course at Cornell University (EDE 4750), in a similar course at Cornell University (EDE 4750), in a similar course at Cornell University (EDE 4750), in a similar course at Cornell University (EDE 4750), in a similar course at Cornell University (EDE 4750), in a similar course at Cornell University (EDE 4750), in a final lab composing all previous components system. Students chose whether to design in PyMTL, in Symix, but they were required to test their designs using PyM Batten Research Group Test IVOS Clock Receiver IVOS Clock Receiver	s universities, includin rse at Cornell Univer (EC 513), and in ECE 5745). The corr reger multiplier, simpl us/ring network), cu s to build a multi-corr rstemVerilog, or with TL. St Chip 1 (201 St Chip 1 (201)
4 Course Lab Assignments PyMTL has been used by over 400 students across two is a senior-level undergraduate computer architecture coursity (ECE 4750), in a similar course at Boston University (puter architecture courses involved multiple design labs (int RISC-V processor, set-associative blocking cache, and b minating in a final lab composing all previous components system. Students chose whether to design in PyMTL, in Symix, but they were required to test their designs using PyM Batten Research Group Test WYDS Clock Receiver Risc Processor SRAM Subbank SRAM Subbank SRAM Subbank SRAM SRAM SBAM SRAM SBAM SRAM SBAM SBAM Subbank	s universities, includin rse at Cornell Univer (EC 513), and in ECE 5745). The corr reger multiplier, simple us/ring network), cu s to build a multi-corr rstemVerilog, or with TL. St Chip 1 (201 St Chip 1 (201) Clk tree Host clk tree Host clk tree Core SRAM Bank SRAM Bank SRAM Bank
4 Sector Construction of the sector of the sect	s universities, includin rse at Cornell Univer (EC 513), and in ECE 5745). The corr reger multiplier, simpl us/ring network), cu s to build a multi-corr rstemVerilog, or with TL. St Chip 1 (201 Clk tree Core to the corr rest correct of the correct to the correct of the correct of the correct to the correct of the correct of the correct of the correct to the correct of the c
A SpyMTL has been used by over 400 students across two is a senior-level undergraduate computer architecture course involved multiple design labs (intrating in a final lab composing all previous components system. Students chose whether to design in PyMTL, in system, but they were required to test their designs using PyMTL, in system. Students chose whether to design in PyMTL, in system. Students chose whether to design in PyMTL, in system. Students chose whether to design in PyMTL, in system. Students chose whether to design in PyMTL, in system. Students chose whether to design in PyMTL, in system. Students chose whether to design in PyMTL, in system. Students chose whether to design in PyMTL, in system. Students chose whether to design in PyMTL, in system. Students chose whether to design in PyMTL, in system. Students chose whether to design in PyMTL, in system. Students chose whether to design in PyMTL, in system. Students chose whether to design in PyMTL, in system. Students chose whether to design in PyMTL, in system. Students chose whether to design in PyMTL, in system. Students chose whether to design in PyMTL, in system. Students chose whether to design in PyMTL, in system. Students chose whether to design in PyMTL, in system. Students chose whether to design in PyMTL, in system. Students chose whether to design in PyMTL in system. Students chose whether to design in PyMTL in system. Students chose whether to design in PyMTL in system. Students chose whether to design in PyMTL in system. Students chose whether to design chose the system. Students chose the system. St	s universities, includin rse at Cornell Univer (EC 513), and in ECE 5745). The corr eger multiplier, simpl us/ring network), cu s to build a multi-corr rstemVerilog, or with TL. st Chip 1 (201 Clk tree (IVDS) (Clk tree (IVD

Shunning Jiang, Christopher Torng, Christopher Batten Computer Systems Laboratory School of Electrical and Computer Engineering Cornell University

PyMTL's Eight Features

nodeling

- g semantics .in.get(), 2)) ates a 3-cycle pipeline cy = 3)
- s.out_q.push(s.pipe.do_pop()) s.pipe.advance() v(): .log(s.in_q.deq(), 2)) tion



Python/SystemVerilog integration

By default PyMTL imports module DUT of DUT.v # in the same folder as the python source file.

- class DUT(VerilogModel):
- def __init__(s): s.in_ = InPort (Bits32)
- s.out = OutPort (Bits32)
- # Connect top level ports of DUT # to corresponding PyMTL ports s.set_ports({
- 'clk' : s.clk,
- : s.reset 'reset' 'in' : s.in_,
- 'out' : s.out,

- 1-c 32-

PyMTL Use Cases

ourse Lab Assignments

Computer Architecture Research

Cosimulate PyMTL cycle-level accelerator model with gem5 CPU/memory: Shreesha Srinath, Berkin Ilbeyi, Mingxing Tan, Gai Liu, Zhiru Zhang, and Christopher Batten. "Architectural Specialization for Inter-Iteration Loop Dependence Patterns." 47th ACM/IEEE Int'I Symp. on Microarchitecture (MICRO-47), Dec. 2014 Ji Kim, Shunning Jiang, Christopher Torng, Moyang Wang, Shreesha Srinath, Berkin Ilbeyi, Khalid Al-Hawaj, and Christopher Batten. "Using Intra-Core Loop-Task Accelerators to Improve the Productivity and Performance of Task-Based Parallel Programs." 50th ACM/IEEE Int'l Symp. on Microarchitecture (MICRO-50), Oct. 2017.

Create architecture templates of tuned accelerator with PyMTL RTL modeling: Tao Chen, Shreesha Srinath, Christopher Batten, and Edward Suh. "An Architectural Framework for Accelerating Dynamic Parallel Algorithms on Reconfigurable Hardware." 51st ACM/IEEE Int'I Symp. on Microarchitecture (MICRO-51), Oct. 2018. Tao Chen and Edward Suh. "Efficient Data Supply for Hardware Accelerators with Prefetching and Access/Execute Decoupling." 49th ACM/IEEE Int'l Symp. on Microarchitecture (MICRO-49), Oct. 2016.

Batten Research Group Test Chip 2 (2018)





n part by NSF CRI Award #1512937, NSF SHF Award #1527065, DARPA POSH Award #FA8650-18-2-7852, and a donation from Intel. The authors acknowledge and thank Derek eedback and his work on the original PyMTL framework. The authors would like to thank Ajay Joshi for using PyMTL for the computer architecture course at Boston University. The udents who have provided feedback to PyMTL. U.S. Government is authorized to reproduce and distribute reprints for Government purposes notwithstanding any copyright notation ngs, and conclusions or recommendations expressed in this publication are those of the author(s) and do not necessarily reflect the views of any funding agency.

> Analysis and Transform passes

Analysis pass example: # Get a list of processors with >=2 input ports def count_pass(top): ret = [] for m in top.get_all_modules_filter(lambda m: len(m.get_input_ports()) >= 2): if isinstance(m, AbstractProcessor); ret.append(m) return m # Transform pass example: # Wrap every ctrl with CtrlWrapper ef debug_port_pass(top): for m in top.get_all_modules(); if m.get_full_name().startswith("ctrl"): p = m.get_parent() ctrl = p.delete_component("ctrl")

- w = p.add_component("ctrl_wrap", CtrlWrapper()) new_ctrl = w.add_component("ctrl", m)
- < connect ports >

Fast Pure-Python Simulation

	PyMTL	MyHDL	PyRTL	Migen	IVerilog	CVS	Mamba
/ider	118K CPS	0.8×	2.2×	0.03×	0.6×	9.3×	20×
core	20K CPS	-	-	-	1 ×	15×	16×
-core	360 CPS	-	-	-	1.8×	$25 \times$	12×
0010					1.0 /		

Fabricated in TSMC 28nm; 1mm x 1.25mm die; 6.7M transistor; quad-core in-order RV32IMAF; smart sharing techniques for LLFUs and caches; synthesizable PLL