CS Brown Bag Lunch

Microarchitectural Mechanisms to Exploit Value Structure in SIMT Architectures

Christopher Batten

Computer Systems Laboratory School of Electrical and Computer Engineering Cornell University

Spring 2013





Research Overview

Value Structure

FG-SIMT Baseline

FG-SIMT Affine

Evaluation

Pervasive Heterogeneous Specialization



FG-SIMT Baseline

Projects Within the Batten Research Group

Data-Parallel Specialization

- Fine-Grain Single-Instruction Multiple-Thread Architectures
- XPC: Explicit-Parallel-Call Architectures



Vertically Driven Research Approach

- Python modeling framework
- FPGA prototypes/emulation
- Architecture test chips

Chip-Level Interconnection Networks

- Realistic On-Chip Networks
- Nanophotonic Networks
- Networks for Silicon Interposers







Domain-Specific Specialization

- Polymorphic Algorithm and Data-Structure Specialization
- Coarse-Grain Reconfigurable
 Accelerators



Research Overview



Agenda

Research Overview

Value Structure in SIMT Kernels

FG-SIMT Baseline Microarchitecture

FG-SIMT Compact Affine Execution

Evaluation

General-Purpose SIMT Programming Model



```
__global__ void vsadd_kernel( int y[], int a ) {
    int idx = blockIdx.x * blockDim.x + threadIdx.x;
    y[idx] = y[idx] + a;
}
...
void vsadd( int y[], int a, int n ) {
    // move data from CPU to GPU
    vsadd_kernel<<<32,n/32>>>( y, a );
    // move data from GPU to CPU
}
```



Fine-Grain SIMT Programming Model



```
__kernel__ void vsadd_kernel( int y[], int a ) {
    int idx = fgsimt::init_kernel( y, a );
    y[idx] = y[idx] + a;
}
...
void vsadd( int y[], int a, int n ) {
    // distribute work among control threads
    // x = base pointer for this control thread
    fgsimt::launch_kernel( n/32, &vsadd_kernel, x, a );
}
```

Fragment from Viterbi Application

```
__kernel__ void
calc_fwd_paths_kernel( ... ) {
  int idx = fgsimt::init_kernel( ... );
 // Inner loop
 for (int j = 0; j < vrate; j++)</pre>
    metric += bt_ptr[idx+j*STATES/2] ^ symbols[s*vrate+j];
  . . .
 // More complicated array indexing
 mO = old error[idx] + metric;
 m1 = old_error[idx+STATES/2] + (max - metric);
 m2 = old_error[idx] + (max - metric);
 m3 = old_error[idx+STATES/2] + metric;
  . . .
 // Data-dependent control flow
 new_error[2*idx] = decision0 ? m1 : m0;
 new_error[2*idx+1] = decision1 ? m3 : m2;
  . . .
}
```

Research Overview	Value Structure •	FG-SIMT Baselin	e FG-SIMT Affine	Evaluation
Control	and Men	nory Acc	ess Structu	ure
Regular Data Access Regular Control Flow		_	Irregular Data Access Regular Control Flow	
for (i = 0; i < C[i] = A[i] +	n; i++) B[i];	for E[(i = 0; i < n; [C[i]] = D[A[i]]	i++) + B[i];
for (i = 0; i < C[i] = x * A[i	n; i++)] + B[2*i];			
Regular Data Irregular Cor	a Access atrol Flow	_	Irregular Data Ao Irregular Control	cess Flow
<pre>for (i = 0; i < x = (A[i] > 0 C[i] = x * A[:</pre>	< n; i++)) ? y : z; L] + B[i];	for if	(i = 0; i < n; E (A[i] > 0) C[i] = x * A[i]	i++) + B[i];
		for C[wh	<pre>(i = 0; i < n; i] = false; j = ile (!C[i] & (j if (A[i] == B[j C[i] = true;</pre>	i++) 0; < m)) ++])

```
Research Overview • Value Structure • FG-SIMT Baseline FG-SIMT Affine Evaluation
```

FG-SIMT Pseudo-Assembly Example

```
__kernel__ void
ex_kernel( int y[], int a ) {
    int idx
    = fgsimt::init_kernel(y,a);
    y[idx] = y[idx] + a;
    if ( y[idx] > THRESHOLD )
       y[idx] = Y_MAX_VALUE;
}
```

ex_kerne	el:
load	R_a, M[A]
load	R_ybase, M[Y]
add	<pre>R_yptr, R_ybase, IDX</pre>
load	R_y, M[R_yptr]
add	R_y, R_y, R_a
store	R_y, M[R_yptr]
/branch	R_y, THRESHOLD
imm	R_imm, Y_MAX_VALUE
store	R_imm, M[R_yptr]
stop	



Research Overview • Value	Structure • FG-SIMT Basel	line FG-SIMT Affine	Evaluation
---------------------------	---------------------------	---------------------	------------

Memory Access Structure in FG-SIMT Kernels



Value Structure in FG-SIMT Kernels

Affine Value Structure:

 $V(i) = b + i \times s$

Affine Arithmetic

 $V_0(i) = b_0 + i \times s_0 \qquad V_1(i) = b_1 + i \times s_1$ $V_0(i) + V_1(i) = (b_0 + b_1) + i \times (s_0 + s_1)$

Affine branches and affine memory operations are also possible

```
ex kernel:
load
       R a, M[A]
load
       R ybase, M[Y]
add
       R yptr, R ybase, IDX
load
       R y, M[R yptr]
add
       Ry, Ry, Ra
 store
       R y, M[R yptr]
branch R y, THRESHOLD
 imm
       R imm, Y MAX VALUE
       R imm, M[R yptr]
 store
 stop
```

Uniform values across threads; If both inputs are uniform, we can execute the instruction once on the control processor

Affine values across threads; If inputs are affine/uniform, we can still potentially execute instruction once on the control processor





Christopher Batten



Agenda

Research Overview

Value Structure in SIMT Kernels

FG-SIMT Baseline Microarchitecture

FG-SIMT Compact Affine Execution

Evaluation

FG-SIMT Microarchitecture: Regular Control Flow



FG-SIMT Microarchitecture: Irregular Control Flow



FG-SIMT Affine

Evaluation

FG-SIMT Detailed Microarchitecture





Agenda

Research Overview

Value Structure in SIMT Kernels

FG-SIMT Baseline Microarchitecture

FG-SIMT Compact Affine Execution

Evaluation



Compact Affine Execution: Affine Memory Operations









24 / 34



FG-SIMT Baseline

FG-SIMT Affine

Evaluation

Cornell University

Research Overview

Value Structure

Christopher Batten



Agenda

Research Overview

Value Structure in SIMT Kernels

FG-SIMT Baseline Microarchitecture

FG-SIMT Compact Affine Execution

Evaluation



Application Kernels

bfs	Breadth-first search from source to every other node
-----	--

- **bilat** Bilateral image filtering, optimized Taylor series for intensity
- **bsearch** Parallel binary searches in sorted linear array of key/value pairs
- **cmult** Vector-vector complex single-precision multiplication
- **conv** 1D spatial convolution with large 20-element kernel
- **dither** Floyd-Steinberg image dithering from gray-scale to black-and-white
- **kmeans** KMeans clustering
- mfilt Apply Gaussian blur filter to gray-scale image under mask
- **rgb2cmyk** RGB-to-CMYK color conversion
- **rsort** Incremental radix sort of integers
- **sgemm** Dense single-precision matrix-matrix multiply
- **strsearch** Knuth-Morris-Pratt search for multiple strings in multiple docs
- viterbi Decode frames of convolutionally encoded data using Viterbi algo



FG-SIMT has comparable area to area to a multicore processor with equivalent floating-point and memory bandwidth resources Compact affine execution adds relatively little overhead





FG-SIMT Energy-Performance Results

FG-SIMT Baseline

FG-SIMT Affine

Evaluation •

Value Structure

Research Overview

Task/Second

1.7



Cornell University

Christopher Batten



Exploiting Value Structure in General-Purpose SIMT



Take-Away Points

SIMT kernels contain ample value structure that is not exploited by current SIMT microarchitectures

Compact affine execution of affine arithmetic, branches, and memory operations are a promising way to exploit value structure for improved performance and reduced energy

For more information see our ISCA'13 paper



Christopher Shreesha Ji Christopher Derek Torng Srinath Kim Batten Lockhart