# Intra-Core Loop-Task Accelerators for Task-Based Parallel Programs

**Christopher Batten** 

Computer Systems Laboratory School of Electrical and Computer Engineering Cornell University

Spring 2018

# **Motivating Trends in Computer Architecture**



#### Hardware Specialization

Data-Parallelism via GPGPUs & Vector

Fine-Grain Task-Level Parallelism Instruction Set Specialization Subgraph Specialization Application-Specific Accelerators Domain-Specific Accelerators Coarse-Grain Reconfig Arrays Field-Programmable Gate Arrays Design

Performance

Simple

Processor

Constraint

Embedded

**Architectures** 

\_ess Flexible

Accelerator

Custom

ASIC

Flexibility vs. Specialization

**Design Power** 

Constraint

per Joule) Efficiency (Tasks Energy



More Flexible

Accelerator



# **Vertically Integrated Research Methodology**

Our research involves reconsidering all aspects of the computing stack including applications, programming frameworks, compiler optimizations, runtime systems, instruction set design, microarchitecture design, VLSI implementation, and hardware design methodologies



Research Overview

LTA Evaluation

### **Projects Within the Batten Research Group**



|   | Research Overview | LTA Motivation • | LTA SW LTA H | W LTA Evaluation |   |  |  |  |  |
|---|-------------------|------------------|--------------|------------------|---|--|--|--|--|
| Inter-Core  |                   |                  |              |                  |   |  |  |  |  |
| <ul> <li>Task-Based Parallel Programming Frameworks</li> <li>Intel TBB, Cilk</li> </ul> |                   |                  |              |                  |   |  |  |  |  |
| Task k k  |                   |                  |              |                  |   |  |  |  |  |
|   | GPP               | GPP              | GPP          | GPP              |   |  |  |  |  |
|   |                   |                  |              |                  |   |  |  |  |  |
|   |                   |                  |              |                  | l |  |  |  |  |

| Research Overview | LTA Motivation      · | LTA SW | LTA HW | LTA Evaluation |  |
|-------------------|-----------------------|--------|--------|----------------|--|
|-------------------|-----------------------|--------|--------|----------------|--|

#### **Inter-Core**

Task-Based Parallel Programming Frameworks
 Intel TBB, Cilk



#### **Inter-Core**

Task-Based Parallel Programming Frameworks
 Intel TBB, Cilk



### Intra-Core

Packed-SIMD Vectorization
 Intel AVX, Arm NEON

### **Challenges of Combining Tasks and Vectors**

```
void app kernel tbb avx(int N, float* src, float* dst) {
  // Pack data into padded aligned chunks
       src -> src chunks[NUM CHUNKS * SIMD WIDTH]
  11
       dst -> dst chunks[NUM CHUNKS * SIMD WIDTH]
  //
  . . .
     Use TBB across cores
  parallel for (range(0, NUM CHUNKS, TASK SIZE), [&] (range r) {
    for (int i = r.begin(); i < r.end(); i++)</pre>
      // Use packed-SIMD within a core
      #pragma simd vlen(SIMD WIDTH)
      for (int j = 0; j < SIMD WIDTH; j++) {
        if (src chunks[i][j] > THRESHOLD)
          aligned dst[i] = DoLightCompute aligned src[i]);
        else
          aligned dst[i] = DoHeavyCompute aligned src[i]);
```

#### Challenge #1: Intra-Core Parallel Abstraction Gap

## **Challenges of Combining Tasks and Vectors**

```
void app kernel tbb avx(int N, float* src, float* dst) {
  // Pack data into padded aligned chunks
       src -> src chunks[NUM CHUNKS * SIMD WIDTH]
  11
       dst -> dst chunks[NUM CHUNKS * SIMD WIDTH]
  11
  // Use TBB across cores
  parallel for (range(0, NUM CHUNKS, TASK SIZE), [&] (range r) {
    for (int i = r.begin(): i < r.end(): i++) {</pre>
      // Use packed-SIMD within a core
      #pragma simd vlen(SIMD WIDTH)
      for (int i = 0 \cdot i < SIMD WIDTH \cdot i++) {
        if (src chunks[i][j] > THRESHOLD)
          aligned dst[i] = DoLightCompute(aligned src[i]);
        else
          aligned dst[i] = DoHeavyCompute(aligned src[i]);
```

### Challenge #1: Intra-Core Parallel Abstraction Gap

### **Challenges of Combining Tasks and Vectors**

```
void app kernel tbb avx(int N, float* src, float* dst) {
  // Pack data into padded aligned chunks
  // src -> src chunks[NUM CHUNKS * SIMD WIDTH]
       dst -> dst chunks[NUM CHUNKS * SIMD WIDTH]
  11
  . . .
  // Use TBB across cores
  parallel for (range(0, NUM CHUNKS, TASK SIZE), [&] (range r) {
    for (int i = r.begin(); i < r.end(); i++) {</pre>
      // Use packed-SIMD within a core
      #pragma simd vlen(SIMD WIDTH)
      for (int i = 0 \cdot i < SIMD WIDTH \cdot i++) {
        if (src chunks[i][j] > THRESHOLD)
          aligned dst[i] = DoLightCompute(aligned src[i]);
        else
          aligned dst[i] = DoHeavyCompute(aligned src[i]);
```

#### **Challenge #1: Intra-Core Parallel Abstraction Gap**

**Challenge #2: Inefficient Execution of Irregular Tasks** 



LTA SW 

LTA HW LTA

LTA Evaluation

### Loop-Task Accelerator (LTA) Vision



Motivation

- Challenge #1: LTA SW
- Challenge #2: LTA HW
- Evaluation

Research Overview

LTA SW 

### LTA SW: API and ISA Hint

```
void app kernel lta(int N, float* src, float* dst) {
 LTA PARALLEL FOR(0, N, (dst, src), ({
   if (src[i] > THRESHOLD)
     dst[i] = DoComputeLight(src[i]);
   else
     dst[i] = DoComputeHeavy(src[i]);
  }));
}
void loop task func(void* a, int start, int end, int step=1);
                 jalr.lta $rd, $rs
                          $a0 $a1 $a2 $a3
              $rs
       *loop_task_func *args
                                        Ν
                                             step
                                  0
```

#### Hint that hardware can potentially accelerate task execution

**Cornell University** 



LTA SW

• LTA HW •

LTA Evaluation

### Loop-Task Accelerator (LTA) Vision



- Motivation
- Challenge #1: LTA SW
- Challenge #2: LTA HW
- Evaluation



#### Coupling better for regular workloads (amortize frontend/memory)

**Cornell University** 

**Christopher Batten** 

LTA HW: Fully Decoupled LTA Space (Lanes) IMU inst A 0 TMU inst A 4 inst B<sub>0</sub> В inst B 4 B 6 (Chimes inst ( BI 5 inst C 6 RF RF RF RF inst A8 Time RF RF RF RF inst A12 A1 DMU

LTA SW

LTA HW 

LTA Motivation

**Decoupling better for irregular workloads (hide latencies)** 

**Research Overview** 

**Christopher Batten** 

LTA Evaluation



More decoupling (more task groups) in either space or time improves performance on irregular workloads at the cost of area/energy



Does it matter whether we decouple in space or in time?

**Christopher Batten** 



16 / 29

**Research Overview** 

• LTA HW • LTA Evaluation

### LTA HW: Microarchitectural Template



LTA SW

LTA Evaluation •

# Loop-Task Accelerator (LTA) Vision



Motivation

LTA HW

- Challenge #1: LTA SW
- Challenge #2: LTA HW
- Evaluation

LTA SW

LTA HW

# **Evaluation: Methodology**

- Ported 16 application kernels from PBBS and in-house benchmark suites with diverse loop-task parallelism
  - Scientific computing: N-body simulation, MRI-Q, SGEMM
  - Image processing: bilateral filter, RGB-to-CMYK, DCT
  - Graph algorithms: breadth-first search, maximal matching
  - Search/Sort algorithms: radix sort, substring matching
- gem5 + PyMTL co-simulation for cycle-level performance
- Component/event-based area/energy modeling
  - Uses area/energy dictionary backed by VLSI results and McPAT



Spatial Decoupling



LTA HW

### **Evaluation: Design-Space Exploration**



### **Evaluation: Design-Space Exploration**



**Research Overview** LTA Motivation LTA SW LTA HW LTA Evaluation • **Evaluation: Energy Breakdown** 8 0.9 I Cache 0.8 7 PIB 0.76 Energy (mJ) mriq (regular) sarray (irregular) TMU 0.6 5 0.5 Frontend 4 0.4 3 Regfile 0.3**RT+ROB** 0.2 0.1 SLFU 0.0LLFU 10 03 8/4x4/1 10. 03 8/1x4/1 8/4x4/1 8/8x4/1 8/8x4/1 8/1x4/1 8/2x4/1 8/2x4/1 LSU D Cache 8/1x4/1 8/2x4/1 8/4x4/1 8/8x4/1

Conservative comparison since IO/O3 running *serial* baseline, while LTA is using *parallel runtime* even on a single core



**Christopher Batten** 



**Christopher Batten** 

### **Evaluation: Multicore Energy and Area**

- Both the baseline CMP and the CMP+LTA designs use the same application code and almost the exact same parallel runtime
- CMP+LTA vs. CMP-IO: improves energy efficiency by 1.1× geo mean
- CMP+LTA vs. CMP-O3: improves energy efficiency by 3.2× geo mean



LTA Evaluation •

Research Overview LTA Motivation

LTA SW

LTA HW

## **Related Work**

#### Challenge #1: Intra-Core Parallel Abstraction Gap

- Persistent threads for GPGPUs (S. Tzeng et al.)
- OpenCL, OpenMP, C++ AMP
- Cilk for packed-SIMD (B. Ren et al.)
- ▷ and more ...

### Challenge #2: Inefficient Execution of Irregular Tasks

- Variable warp sizing (T. Rogers et al.)
- Temporal SIMT (S. Keckler et al.)
- Vector-lane threading (S. Rivoire et al.)
- ▷ and more ...
- See MICRO'17 paper for detailed references ...

### LTA Take-Away Points

- Intra-core parallel abstraction gap and inefficient execution of irregular tasks are fundamental challenges for CMPs
- LTAs address both challenges with a lightweight ISA hint and a flexible microarchitectural template



Results suggest in a resource-constrained environment, architects should favor spatial decoupling over temporal decoupling

LTA SW

LTA HW

### **Upcoming Computer Laboratory Seminar**

"A New Era of Open-Source SoC Design" Wednesday, May 16th @ 4:15pm

Celerity: An Accelerator-Centric System-on-Chip











Ji Kim, Shreesha Srinath, Christopher Torng, Berkin Ilbeyi, Moyang Wang Shunning Jiang, Khalid Al-Hawaj, Tuan Ta, Lin Cheng and many M.S./B.S. students



**Christopher Batten** 

