




# EVE: EPHEMERAL VECTOR ENGINES

*Khalid Al-Hawaj*, Tuan Ta, Nick Cebry, Shady Agwa, Olalekan Afuye, Eric Hall,  
Courtney Golden, Alyssa B. Apsel, Christopher Batten


Electrical and Computer Engineering  
Cornell University

HPCA-29  
28<sup>th</sup> February 2023







- Computer architects rely on specialization to increase performance and efficiency
- Vector micro-architectures to tackle regular data-parallel applications





- Computer architects rely on specialization to increase performance and efficiency
- Vector micro-architectures to tackle regular data-parallel applications
  - Integrated vector unit (IV)





- Computer architects rely on specialization to increase performance and efficiency
- Vector micro-architectures to tackle regular data-parallel applications
  - Integrated vector unit (IV)
  - Decoupled vector engine (DV)





- Computer architects rely on specialization to increase performance and efficiency
- Vector micro-architectures to tackle regular data-parallel applications
  - Integrated vector unit (IV)
  - Decoupled vector engine (DV)
- Emerging trend of next-generation vector architectures (NGVA)

**Is it possible to achieve performance comparable to a **DV** while incurring an area overhead equivalent to an **IV**?**




- Recent work on SRAM-based compute-in-memory have shown promise in alleviating the area-overhead often associated with vector execution
- Subsequent work has explored implementing more complex operations on-top of bit-line compute

What abstraction would be more suitable to enable **high-programmability** of an SRAM-based compute-in-memory micro-architecture?


## A Configurable TCAM / BCAM / SRAM using 28nm push-rule 6T bit cell

Supreet Jeloka<sup>1</sup>, Naveen Akesh<sup>2</sup>, Dennis Sylvester<sup>1</sup>, and David Blaauw<sup>1</sup>

<sup>1</sup>University of Michigan, Ann Arbor, MI, <sup>2</sup>Oracle, Santa Clara, CA








Is it possible to achieve performance comparable to a *DV* while incurring an area overhead equivalent to an *IV*?

## A Configurable TCAM / BCAM / SRAM using 28nm push-rule 6T bit cell

Supreet Jeloka<sup>1</sup>, Naveen Akesh<sup>2</sup>, Dennis Sylvester<sup>1</sup>, and David Blaauw<sup>1</sup>

<sup>1</sup>University of Michigan, Ann Arbor, MI, <sup>2</sup>Oracle, Santa Clara, CA



What abstraction would be more suitable to enable **high-programmability** of an SRAM-based compute-in-memory micro-architecture?


	<b>Duality Cache</b> [ISCA2019]	<b>EVE</b>
<b>Abstraction</b>	SIMT/Threading	Next-Generation Vector
<b>Cache Hierarchy</b>	Last Level Cache	Level-2 Cache
<b>Private or Shared</b>	Shared	Private
<b>Execution Paradigm</b>	Bit-Serial Execution	Bit-Hybrid Execution

- Architectural template for a novel SRAM-based compute-in-memory next-gen vector engine that supports the full RISC-V RVV specifications
- Bit-hybrid execution to balance throughput and latency by alleviating row and column under-utilization
- Detailed evaluation of EVE show-casing the impacts and benefits of bit-hybrid execution on an SRAM-based compute-in-memory micro-architecture

## Motivation

- EVE Micro-Architecture
- EVE Bit-Hybrid Execution Paradigm
- EVE Micro-Programming & Circuits
- EVE Evaluation


## Conclusion




## Motivation


- **EVE Micro-Architecture**
- EVE Bit-Hybrid Execution Paradigm
- EVE Micro-Programming & Circuits
- EVE Evaluation


## Conclusion






EVE reconfigure parts of the private L2 cache to act as the vector execution hardware on-demand













```


void vvadd( int* c, int* a, int * b) {
    vstart();
    for (int i = 0; i < len; i += vsetvl(len)) {
        vld( v0, a + i );
        vld( v1, b + i );
        vadd.vv( v2, v0, v1 );
        vst( v2, c + i );
    }
    vend();
}
    
```






```


void vvadd( int* c, int* a, int * b) {
    vstart();
    for (int i = 0; i < len; i += vsetvl(len)) {
        vld( v0, a + i );
        vld( v1, b + i );
        vadd.vv( v2, v0, v1 );
        vst( v2, c + i );
    }
    vend();
}
    
```






```


void vvadd( int* c, int* a, int * b) {
    vstart();
    for (int i = 0; i < len; i += vsetvl(len)) {
        vld( v0, a + i );
        vld( v1, b + i );
        vadd.vv( v2, v0, v1 );
        vst( v2, c + i );
    }
    vend();
}
    
```






```


void vvadd( int* c, int* a, int * b) {
    vstart();
    for (int i = 0; i < len; i += vsetvl(len)) {
        vld( v0, a + i );
        vld( v1, b + i );
        vadd.vv( v2, v0, v1 );
        vst( v2, c + i );
    }
    vend();
}
    
```






```


void vvadd( int* c, int* a, int * b) {
    vstart();
    for (int i = 0; i < len; i += vsetvl(len)) {
        vld( v0, a + i );
        vld( v1, b + i );
        vadd.vv( v2, v0, v1 );
        vst( v2, c + i );
    }
    vend();
}
    
```






```


void vvadd( int* c, int* a, int * b) {
    vstart();
    for (int i = 0; i < len; i += vsetvl(len)) {
        vld( v0, a + i );
        vld( v1, b + i );
        vadd.vv( v2, v0, v1 );
        vst( v2, c + i );
    }
    vend();
}
    
```






```


void vvadd( int* c, int* a, int * b) {
    vstart();
    for (int i = 0; i < len; i += vsetvl(len)) {
        vld( v0, a + i );
        vld( v1, b + i );
        vadd.vv( v2, v0, v1 );
        vst( v2, c + i );
    }
    vend();
}
    
```






```

void vvadd( int* c, int* a, int * b) {
    vstart();
    for (int i = 0; i < len; i += vsetvl(len)) {
        vld( v0, a + i );
        vld( v1, b + i );
        vadd.vv( v2, v0, v1 );
        vst( v2, c + i );
    }
    vend();
}
    
```









```


void vvadd( int* c, int* a, int * b) {
    vstart();
    for (int i = 0; i < len; i += vsetvl(len)) {
        vld( v0, a + i );
        vld( v1, b + i );
        vadd.vv( v2, v0, v1 );
        vst( v2, c + i );
    }
    vend();
}
    
```






```


void vvadd( int* c, int* a, int * b) {
    vstart();
    for (int i = 0; i < len; i += vsetvl(len)) {
        vld( v0, a + i );
        vld( v1, b + i );
        vadd.vv( v2, v0, v1 );
        vst( v2, c + i );
    }
    vend();
}
    
```






```


void vvadd( int* c, int* a, int * b) {
    vstart();
    for (int i = 0; i < len; i += vsetvl(len)) {
        vld( v0, a + i );
        vld( v1, b + i );
        vadd.vv( v2, v0, v1 );
        vst( v2, c + i );
    }
    vend();
}
    
```






```


void vvadd( int* c, int* a, int * b) {
    vstart();
    for (int i = 0; i < len; i += vsetvl(len)) {
        vld( v0, a + i );
        vld( v1, b + i );
        vadd.vv( v2, v0, v1 );
        vst( v2, c + i );
    }
    vend();
}
    
```







```


void vvadd( int* c, int* a, int * b) {
    vstart();
    for (int i = 0; i < len; i += vsetvl(len)) {
        vld( v0, a + i );
        vld( v1, b + i );
        vadd.vv( v2, v0, v1 );
        vst( v2, c + i );
    }
    vend();
}
    
```






```


void vvadd( int* c, int* a, int * b) {
    vstart();
    for (int i = 0; i < len; i += vsetvl(len)) {
        vld( v0, a + i );
        vld( v1, b + i );
        vadd.vv( v2, v0, v1 );
        vst( v2, c + i );
    }
    vend();
}
    
```






```


void vvadd( int* c, int* a, int * b) {
    vstart();
    for (int i = 0; i < len; i += vsetvl(len)) {
        vld( v0, a + i );
        vld( v1, b + i );
        vadd.vv( v2, v0, v1 );
        vst( v2, c + i );
    }
    vend();
}
    
```






```

void vvadd( int* c, int* a, int * b) {
    vstart();
    for (int i = 0; i < len; i += vsetvl(len)) {
        vld( v0, a + i );
        vld( v1, b + i );
        vadd.vv( v2, v0, v1 );
        vst( v2, c + i );
    }
    vend();
}
    
```









```


void vvadd( int* c, int* a, int * b) {
    vstart();
    for (int i = 0; i < len; i += vsetvl(len)) {
        vld( v0, a + i );
        vld( v1, b + i );
        vadd.vv( v2, v0, v1 );
        vst( v2, c + i );
    }
    vend();
}
    
```






```


void vvadd( int* c, int* a, int * b) {
    vstart();
    for (int i = 0; i < len; i += vsetvl(len)) {
        vld( v0, a + i );
        vld( v1, b + i );
        vadd.vv( v2, v0, v1 );
        vst( v2, c + i );
    }
    vend();
}
    
```






```


void vvadd( int* c, int* a, int * b) {
    vstart();
    for (int i = 0; i < len; i += vsetvl(len)) {
        vld( v0, a + i );
        vld( v1, b + i );
        vadd.vv( v2, v0, v1 );
        vst( v2, c + i );
    }
    vend();
}
    
```






```


void vvadd( int* c, int* a, int * b) {
    vstart();
    for (int i = 0; i < len; i += vsetvl(len)) {
        vld( v0, a + i );
        vld( v1, b + i );
        vadd.vv( v2, v0, v1 );
        vst( v2, c + i );
    }
    vend();
}
    
```






```


void vvadd( int* c, int* a, int * b) {
    vstart();
    for (int i = 0; i < len; i += vsetvl(len)) {
        vld( v0, a + i );
        vld( v1, b + i );
        vadd.vv( v2, v0, v1 );
        vst( v2, c + i );
    }
    vend();
}
    
```






```


void vvadd( int* c, int* a, int * b) {
    vstart();
    for (int i = 0; i < len; i += vsetvl(len)) {
        vld( v0, a + i );
        vld( v1, b + i );
        vadd.vv( v2, v0, v1 );
        vst( v2, c + i );
    }
    vend();
}
    
```






```


void vvadd( int* c, int* a, int * b) {
    vstart();
    for (int i = 0; i < len; i += vsetvl(len)) {
        vld( v0, a + i );
        vld( v1, b + i );
        vadd.vv( v2, v0, v1 );
        vst( v2, c + i );
    }
    vend();
}
    
```







```

void vvadd( int* c, int* a, int * b) {
    vstart();
    for (int i = 0; i < len; i += vsetvl(len)) {
        vld( v0, a + i );
        vld( v1, b + i );
        vadd.vv( v2, v0, v1 );
        vst( v2, c + i );
    }
    vend();
}
    
```









```


void vvadd( int* c, int* a, int * b) {
    vstart();
    for (int i = 0; i < len; i += vsetvl(len)) {
        vld( v0, a + i );
        vld( v1, b + i );
        vadd.vv( v2, v0, v1 );
        vst( v2, c + i );
    }
    vend();
}
    
```






```


void vvadd( int* c, int* a, int * b) {
    vstart();
    for (int i = 0; i < len; i += vsetvl(len)) {
        vld( v0, a + i );
        vld( v1, b + i );
        vadd.vv( v2, v0, v1 );
        vst( v2, c + i );
    }
    vend();
}
    
```







```


void vvadd( int* c, int* a, int * b) {
    vstart();
    for (int i = 0; i < len; i += vsetvl(len)) {
        vld( v0, a + i );
        vld( v1, b + i );
        vadd.vv( v2, v0, v1 );
        vst( v2, c + i );
    }
    vend();
}
    
```





```
void vvadd( int* c, int* a, int * b) {
    vstart();
    for (int i = 0; i < len; i += vsetvl(len)) {
        vld( v0, a + i );
        vld( v1, b + i );
        vadd.vv( v2, v0, v1 );
        vst( v2, c + i );
    }
    vend();
}
```


→ **vend();**



## Motivation

- EVE Micro-Architecture
- **EVE Bit-Hybrid Execution Paradigm**
- EVE Micro-Programming & Circuits
- EVE Evaluation

## Conclusion




## Assumptions:

- 8-bit elements
- 16x16 SRAM array

## Definitions:

- *Segment*: Elements are broken down into segments. A segment size can vary from 1 bit to 8 bit.
- *Parallelization factor*: Size of the segment (to be processed in parallel) in bits.
- Bit-Serial has parallelization factor of 1
- Bit-Parallel has parallelization factor of 8




## Assumptions:

- 8-bit elements
- 16x16 SRAM array

## Definitions:

- *Segment*: Elements are broken down into segments. A segment size can vary from 1 bit to 8 bit.
- *Parallelization factor*: Size of the segment (to be processed in parallel) in bits.
- Bit-Serial has parallelization factor of 1
- Bit-Parallel has parallelization factor of 8



## Balanced Utilization:

Perfect utilization of all bit-cells and in-situ ALUs in the SRAM array

## Column Under-Utilization:

Reducing the number of in-situ ALU in-favor of storage in the SRAM array


# EVE BIT-HYBRID EXECUTION PARADIGM

## Assumptions:

- 8-bit elements
- 16x16 SRAM array

## Definitions:

- *Segment*: Elements are broken down into segments. A segment size can vary from 1 bit to 8 bit.
- *Parallelization factor*: Size of the segment (to be processed in parallel) in bits.
- Bit-Serial has parallelization factor of 1
- Bit-Parallel has parallelization factor of 8



## Balanced Utilization:

Perfect utilization of all bit-cells and in-situ ALUs in the SRAM array

## Column Under-Utilization:

Reducing the number of in-situ ALU in-favor of storage in the SRAM array

## Row Under-Utilization:

Under-utilized bit-cells in the SRAM array




# EVE BIT-HYBRID EXECUTION PARADIGM

## Assumptions:

- 8-bit elements
- 16x16 SRAM array

## Definitions:

- *Segment*: Elements are broken down into segments. A segment size can vary from 1 bit to 8 bit.
- *Parallelization factor*: Size of the segment (to be processed in parallel) in bits.
- Bit-Serial has parallelization factor of 1
- Bit-Parallel has parallelization factor of 8



## Balanced Utilization:

Perfect utilization of all bit-cells and in-situ ALUs in the SRAM array

## Column Under-Utilization:

Reducing the number of in-situ ALU in-favor of storage in the SRAM array

## Row Under-Utilization:

Under-utilized bit-cells in the SRAM array


# EVE BIT-HYBRID EXECUTION PARADIGM

## Assumptions:

- 8-bit elements
- 16x16 SRAM array

## Definitions:

- *Segment*: Elements are broken down into segments. A segment size can vary from 1 bit to 8 bit.
- *Parallelization factor*: Size of the segment (to be processed in parallel) in bits.
- Bit-Serial has parallelization factor of 1
- Bit-Parallel has parallelization factor of 8



## Balanced Utilization:

Perfect utilization of all bit-cells and in-situ ALUs in the SRAM array

## Column Under-Utilization:

Reducing the number of in-situ ALU in-favor of storage in the SRAM array

## Row Under-Utilization:

Under-utilized bit-cells in the SRAM array


# EVE BIT-HYBRID EXECUTION PARADIGM

## Assumptions:

- 8-bit elements
- 16x16 SRAM array

## Definitions:

- *Segment*: Elements are broken down into segments. A segment size can vary from 1 bit to 8 bit.
- *Parallelization factor*: Size of the segment (to be processed in parallel) in bits.
- Bit-Serial has parallelization factor of 1
- Bit-Parallel has parallelization factor of 8



## Balanced Utilization:

Perfect utilization of all bit-cells and in-situ ALUs in the SRAM array

## Column Under-Utilization:

Reducing the number of in-situ ALU in-favor of storage in the SRAM array

## Row Under-Utilization:

Under-utilized bit-cells in the SRAM array


# EVE BIT-HYBRID EXECUTION PARADIGM

## Assumptions:

- 8-bit elements
- 16x16 SRAM array

## Definitions:

- *Segment*: Elements are broken down into segments. A segment size can vary from 1 bit to 8 bit.
- *Parallelization factor*: Size of the segment (to be processed in parallel) in bits.
- Bit-Serial has parallelization factor of 1
- Bit-Parallel has parallelization factor of 8



## Balanced Utilization:

Perfect utilization of all bit-cells and in-situ ALUs in the SRAM array

## Column Under-Utilization:

Reducing the number of in-situ ALU in-favor of storage in the SRAM array

## Row Under-Utilization:

Under-utilized bit-cells in the SRAM array


# EVE BIT-HYBRID EXECUTION PARADIGM

## Assumptions:

- 8-bit elements
- 16x16 SRAM array

## Definitions:

- *Segment*: Elements are broken down into segments. A segment size can vary from 1 bit to 8 bit.
- *Parallelization factor*: Size of the segment (to be processed in parallel) in bits.
- Bit-Serial has parallelization factor of 1
- Bit-Parallel has parallelization factor of 8



## Balanced Utilization:

Perfect utilization of all bit-cells and in-situ ALUs in the SRAM array

## Column Under-Utilization:

Reducing the number of in-situ ALU in-favor of storage in the SRAM array


## Row Under-Utilization:

Under-utilized bit-cells in the SRAM array

## Motivation


- EVE Micro-Architecture
- EVE Bit-Hybrid Execution Paradigm
- **EVE Micro-Programming & Circuits**
- EVE Evaluation

## Conclusion





```

1  init    cnt_0, N
   loop:
1  blc    addr_a, addr_b
   ; decr cnt_0
2  wb     addr_c, add
   ; bnz  cnt_0, loop
    
```



MSB




LSB


```

1  init   cnt_0, N
   loop:
1  blc   addr_a, addr_b
   ; decr cnt_0
2  wb   addr_c
   ; bnz
    
```


Please, refer to our paper for more details




MSB



...



LSB







## Motivation

- EVE Micro-Architecture
- EVE Bit-Hybrid Execution Paradigm
- EVE Micro-Programming & Circuits
- **EVE Evaluation**

## Conclusion



- Utilized a simplified version of EVE circuits to estimate area and cycle-time of EVE SRAM:
  - Area: OpenRAM-generated layout
  - Cycle-time: Extracted SPICE-netlist
- Area for other components (VCU, VSU, DTU, VRU, and VMU) was estimated through SRAM-array equivalence
- EVE incurs around 12% area overhead over O3 core
- EVE incurs no cycle-time overhead for parallelization factors of eight or less




EVE-1	EVE-2	EVE-4	EVE-8	EVE-16	EVE-32
10.1%	11.7%	11.7%	11.7%	11.7%	11.0%

Area Overhead Over O3

EVE-1	EVE-2	EVE-4	EVE-8	EVE-16	EVE-32
1.0x	1.0x	1.0x	1.0x	1.15x	1.51x


Cycle-Time Overhead Over O3

## O3+IV




- 4 elements
- OoO execution
- 3 exec. pipes

## O3+DV





- 64 elements
- In-order execution
- 4 exec. pipes

## O3+EVE




- 2048-256 elements
- In-order execution
- 1 exec. pipe







**IV unit offers modest speedups at a very low area-overhead cost (~10%).**




**DV engine achieves much higher speedups at the cost of larger area-overhead (~100%).**












**We reach balanced utilization with EVE-4 (i.e., parallelization factor of 4).**




**Due to sub-optimized cache-subsystem for vector memory operations, EVE-8 achieves better performance as the lower latency of EVE-8 is preferred to the longer vector lengths of EVE-4.**



**EVE-16 takes a cycle-time penalty of 15%; thus, it performs slower than EVE-8 despite the decreased latency**



**EVE-32 takes a cycle-time penalty of over 50%; despite having no transpose overhead, it performs very poorly.**




**EVE-8 achieves comparable performance to an aggressive DV (~26x), while incurring an area-overhead equivalent to an IV (~12%).**

## Motivation

- EVE Micro-Architecture
- EVE Bit-Hybrid Execution Paradigm
- EVE Circuits and Micro-Programming
- EVE Evaluation

## Conclusion



# EVE IS ABLE TO BALANCE THROUGHPUT AND LATENCY

- Architectural template for a novel SRAM-based compute-in-memory next-gen vector engine that supports the full RISC-V RVV specifications
- Bit-hybrid execution to balance throughput and latency by alleviating row and column under-utilization
- Detailed evaluation of EVE show-casing the impacts and benefits of bit-hybrid execution on an SRAM-based compute-in-memory micro-architecture

