# ECE 3400 Guest Lecture Design Principles and Methodologies in Computer Architecture


**Christopher Batten** 

Computer Systems Laboratory School of Electrical and Computer Engineering Cornell University




**Design Methodologies** 

#### The Computer Engineering Stack



## The Computer Engineering Stack



Sort an array of numbers 2,6,3,8,4,5 -> 2,3,4,5,6,8

#### Insertion sort algorithm

- 1. Find minimum number in input array
- 2. Move minimum number into output array
- 3. Repeat steps 1 and 2 until finished

#### C implementation of insertion sort

```
void isort( int b[], int a[], int n ) {
  for ( int idx, k = 0; k < n; k++ ) {
    int min = 100;
    for ( int i = 0; i < n; i++ ) {
        if ( a[i] < min ) {
            min = a[i];
            idx = i;
            }
        }
        b[k] = min;
        a[idx] = 100;
    }
}</pre>
```

### The Computer Engineering Stack

- - - - - - - - - - - - - - - - - - -	Application
	Algorithm
	Programming Language
	Operating System
ligi	Instruction Set Architecture
	Microarchitecture
lter	Register-Transfer Level
computer	Gate Level
20	Circuits
	Devices
	Technology

#### Mac OS X, Windows, Linux Handles low-level hardware management



#### **MIPS32 Instruction Set**


Instructions that machine executes

blez	\$a2,	done
move	\$a7,	\$zero
<b>li</b>	\$t4,	99
move	\$a4,	\$a1
move	\$v1,	\$zero
<b>li</b>	\$a3,	99
lw	\$a5,	0(\$a4)
addiu	\$a4,	\$a4 <b>,</b> 4
slt	\$a6,	\$a5, \$a3
movn	\$v0,	\$v1, \$a6
addiu	\$v1,	\$v1, 1
movn	\$a3,	\$a5, \$a6


What is Computer Architecture?

**Design Methodologies** 

## The Computer Engineering Stack



### What is Computer Architecture?



#### **Application Requirements**

- Suggest how to improve architecture
- Provide revenue to fund development


Computer engineers provide feedback to guide application and technology research directions

#### **Technology Constraints**

- Restrict what can be done efficiently
- New technologies make new arch possible

In its broadest definition, computer engineering is the development of the abstraction/implementation layers that allow us to execute information processing applications efficiently using available manufacturing technologies

#### **Computer Architecture in the ECE/CS Curriculum**



CS 4410 Operating Systems

CS 4420 Compilers

ECE 3140 Embedded Systems


ECE 4750 Computer Architecture

ECE 2300 Digital Logic & Computer Org ECE 4740 Digital VLSI Design

#### Related Graduate Courses

- ECE 5760 Advanced Microcontroller Design
- ECE 5750 Advanced Computer Architecture
- ECE 5730 Memory Systems
- ECE 5770 Resilient Computer Systems
- ECE 5745 Complex Digital ASIC Design
- ECE 5775 High-Level Design Automation


### Logic, State, and Interconnect



Digital systems are implemented with three basic building blocks


- Logic to process data
- State to store data
- Interconnect to move data

#### **Processors, Memories, and Networks**




In computer engineering we more generally think of using

- Processors for computation
- Memories for storage
- Networks for communication



## Agenda



ISA

What is Computer Architecture?

## Design Example


μArch


**Design Principles** 



Gates









**Design Methodologies** 


#### What do computer architects actually do?








## Example Design Problem: On-Chip Interconnection Network

- Intel Sandybridge E Server-Class Processor
- 435 mm<sup>2</sup> in 32 nm technology with 2.27B transistors running at several GHz
- Eight cores and eight memory banks with an on-chip ring network











## Modeling in Computer Architecture



#### Student-Based "Model" of On-Chip Network

- Processor/Memory Student hands packets to appropriate router based on routing algorithm; waits to receive two packets from some other tile, and then raises hand.
- CCW/CW Network Routers Student holds onto packets and hands them to the correct channel; if packet for that router's tile arrives, then hand packet to processor/memory.
- CCW/CW Network Channels Student walks one packet at a time from upstream router to downstream router.



#### **Results from Verilog Model of On-Chip Network**

#### Greedy Routing Algorithm

	Counter	From	
cycle	Clockwise	Processor	Clockwise
1:			
2:		SSSS	
3:		.sss	
4:	$\ldots$ SSSS.	S.S#.S	
5:	s.ss	SSS.#	
6:	SS.SSS##	.#S#SS	
7:	##.SS#SS	SSSS.#	
8:	SSS##S##	##.SS#SS	
9:	##SSSSSS	SSS.#	
10:	SSS#SSSS	##SS.#.S	
11:	SSSS##SS	##SS##	
12:	SSSSSSS#	##S.#.#S	
13:	S#SSSSSS	#S.##S##	
14:	SS.S#SS#	##S#S.#S	
15:	SSSSS#SS	#####S#.	
16:	SS#SSSSS	##S##.#S	
17:	SSSSSSSS	#####.#.	
18:	SSSSSSS#	##S####S	
19:	SSSSS##S	#SS#SSS#	

Experiment Execution Time 138 cycles

#### Adaptive Routing Algorithm

	Counter	From	
cycle	Clockwise	Processor	Clockwise
1:			
2:		SSSS	
3:		$.$ S $\dots$ SS	
4:	SSSS.	S.S#.S	
5:	S.SS	SSS.#	
6:	.S.SS##S	.#SSSS	S.
7:	#S.S.SS.	SSSS	SSS
8:	S.S.#SSS	SS.SS#S.	.SS#.
9:	SSSSS.SS	S.S	SSSSS.
10:	#S#SSS.#	SSSS.S.S	SS#.S
11:	S.S.#S#S	.SS.S.	S#SSSS
12:	#S#SS.S.	S.S.S.#.	.S.S#SSS
13:	S#S#####	.S.SSSSS	SSSSSS
14:	#SSSSSSS	S.S#.	S.SSSSS.
15:	SS##S##S	.SSS.SS.	SSSSSS
16:	SSSSSSS#	S.###.SS	.SSSSS.S
17:	SSSSSS#S	#.###.S.	S.SSS.S.
18:	SSSS#SSS	#SS##S#S	S#SSS#.#
19:	S#SSSSSS	#S###.S#	.SSS.S.S


Experiment Execution Time 93 cycles ( $1.48 \times$  speedup)

1 column/channel: . = idle, S = send packet, # = channel busy

#### But how do we design/model something so complex?

#### **Computer Engineering**

Explore design space for a new system Design and model baseline system Ask question about system Test with experiment Analyze results and draw conclusions Build prototype Design and model alternative system or real system



Fighter Airplane: ~100,000 parts

**Intel Sandy Bridge E:** 2.27 Billion transistors



Algorithm

PL

OS

ISA

## Agenda

What is Computer Architecture?


Design Example


μArch


**Design Principles** 

RTL

Gates








Design Methodologies


### **Design Principle: Modularity**

- Decompose into components with well-defined interfaces
- A modular router design can be decomposed into a control unit and a datapath interconnected with control/status signals




### **Design Principle: Hierarchy**

- Recursively apply modularity principle
- A hierarchical network design can be decomposed into routers, which is in turn decomposed into a control unit and datapath, which is in turn decomposed into queues, muxes, and registers



### **Design Principle: Encapsulation**


- Hide implementation details from interfaces
- An encapsulated router design can hide the latency of the router microarchitecture along with any details related to stalls due to full queues or arbitration



**Design Methodologies** 


## **Design Principle: Regularity**

- Leverage structure at various levels of abstraction
- A regular router design can exploit logical structure to enable a single router to be instantiated eight times
- A regular network and router design can exploit physical structure to simplify the chip floorplan and layout



### **Design Principle: Extensibility**

- Include mechanisms/hooks to simplify future changes
- An extensible network and router design can enable easily implementing ring networks with various numbers of routers
- An extensible network and router design can enable easily changing the routing algorithm



### **Design Principles in Computer Architecture**

- Modularity Decompose into components with well-defined interfaces
- Hierarchy Recursively apply modularity principle
- Encapsulation Hide implementation details from interfaces
- Regularity Leverage structure at various levels of abstraction
- Extensibility Include mechanisms/hooks to simplify future changes



PL

OS

ISA

## Agenda

What is Computer Architecture?

Design Example

μArch

**Design Principles** 



Gates

Circuits

Devices


Technology

**Design Methodologies** 

Design Methodologies 

## Waterfall Development Methodology


- Traditional sequential development methodology; each stage is completed before beginning the next stage
- For example, most of the design is completed before beginning the development, and most of the development is completed before beginning testing




Design Methodologies 

### Agile Development Methodology

- Emerging iterative development methodology; move rapidly through all stages and then iterate back again through the stages
- For example, a component is designed, developed, and tested before moving onto another component; or a minimal yet complete system is designed, developed, and tested before incrementally adding features



### **Agile Argues for Incremental Development**




Design Methodologies 

## **Agile Argues for Test-Driven Development**

#### Test Types

- Unit tests vs. integration tests
- Directed vs. random tests
- Whitebox vs. blackbox tests
- Goal is to write tests first then implement design to pass these tests



- Write tests for higher level of abstraction, refine implementation until passes tests, add new tests
- Capture design bugs with new tests
- Use continuous integration to ensure that design changes do not result in regressions

#### Waterfall vs. Agile Development Methodologies

Waterfall Methodology	Agile Methodology		
Highly critical requirements Less critical requirem			
Less experienced engineers	More experienced engineers		
Requirements change rarely	Requirements change often		
Large engineering team	Small engineering team		

A hybrid approach that includes aspects of both the traditional waterfall methodology and the emerging agile methodology is an attractive option for future hardware design projects.

#### **Tools for a Productive Development Methodology**

- Command line (Linux, Max OS X)
- Powerful text editor (Emacs, VI)
- Scripting language (Python, Ruby, Perl)
- Unit testing framework (py.test, UVM/OVM)
- Distributed version control (Git, Mercurial)
- Cloud-based collaboration (GitHub, Bitbucket)
- Continuous integration (TravisCI)

```
. c/git-hub/cornell-ece5745/ece5745-labs/pymtl/build
    pymtl/build
cbatten-mac % py.test ..
                    ====== test session starts ==
platform darwin -- Python 2.7.5 -- py-1.4.26 -- pytest-2.6.4
plugins: xdist
collected 1120 items / 4 errors
../examples/gcd/GcdUnitCL_test.py .....
../examples/gcd/GcdUnitFL test.py .....
../examples/gcd/GcdUnitMsg test.py ...
../examples/gcd/GcdUnitRTL test.py FFFFF
../examples/gcd/gcd sim test.py .....FF.
../examples/regincr/RegIncr2stage_test.py ....
../examples/regincr/RegIncrNstage test.py ....
../examples/regincr/RegIncr_extra_test.py ....
../examples/regincr/RegIncr test.py .
../examples/sort/MinMaxUnit test.py ..
../examples/sort/SortUnitCL test.py .....
../examples/sort/SortUnitFL test.py ....
../examples/sort/SortUnitFlatRTL_test.py .....
../examples/sort/SortUnitFlatRTL v test.py .
../examples/sort/SortUnitStructRTL test.py .....
../examples/sort/sort_sim_test.py .....
../lab1-imul/IntMulFL test.py .....
../lab1-imul/IntMulFixedLatCL_test.py .....
../lab1-imul/IntMulFixedLatRTL test.py .....
../lab1-imul/IntMulMsg test.py ...
../lab1-imul/IntMulNstageCL_test.py .....
../lab1-imul/IntMulNstageRTL test.py .....
../lab1-imul/IntMulNstageStepRTL test.py ..
../lab1-imul/IntMulScycleRTL test.py .....
../lab1-imul/IntMulVarLatCL test.py .....
../lab1-imul/IntMulVarLatCalcShamtRTL_test.py ...
../lab1-imul/IntMulVarLatRTL test.py .....
../lab1-imul/imul_sim_test.py .....
../lab2-sort/SortXcelCL test.py .....
../lab2-sort/SortXcelFL_test.py .....
../lab2-sort/SortXcelRTL test.py ......
```

### **Tools for a Productive Development Methodology**

- Command line (Linux, Max OS X)
- Powerful text editor (Emacs, VI)
- Scripting language (Python, Ruby, Perl)
- Unit testing framework (py.test, UVM/OVM)
- Distributed version control (Git, Mercurial)
- Cloud-based collaboration (GitHub, Bitbucket)
- Continuous integration (TravisCI)

	C GitHub, Inc. [US] https://github.com/cornell-brg/maven-app-misc/commits/master				5	2
)	This repository Search Explore Gist Blog Help	ten	+•		¢	Ę
	Cornell-brg / maven-app-misc PRIVATE	Star	r 1	٩	Fork	0
	oranch: master -					$\diamond$
	Commits on Apr 9, 2015					
	[splash2-lu] Added splash2-lu to repo.         ctorng authored 6 days ago	38d4		$\diamond$		n
	Commits on Mar 3, 2015					ĒĒ
	[hint_wi] Add work left hints to pbbs dr and mm ctomg authored on Mar 3	9085		$\diamond$		÷
	Commits on Nov 18, 2014					<u>Lu</u>
	First commit of polyhs-graph rzhao01 authored on Nov 18, 2014	Fa58		$\diamond$		*
	Commits on Nov 5, 2014					
	[polyhs] added instruction for hwvector to flush memory ss2783 authored on Nov 5, 2014	\$7e1		$\diamond$		
	[polyhs] hwvector inline functions for better code generation ss2783 authored on Nov 5, 2014	7e57		$\diamond$		
	Commits on Nov 4, 2014					
	[polyhs] added unit tests for hwvector of ints ss2783 authored on Nov 4, 2014	25b5		$\diamond$		
	Commits on Nov 3, 2014					
	[polyhs] added ds.dealloc in the hwvector destructor ss2783 authored on Nov 3, 2014	999a		$\diamond$		
	[polyhs] inline functions refactored into .inl for hwvector-int ss2783 authored on Nov 3, 2014	o152		$\diamond$		
	Commits on Oct 31, 2014					

#### **Tools for a Productive Development Methodology**

- Command line (Linux, Max OS X)
- Powerful text editor (Emacs, VI)
- Scripting language (Python, Ruby, Perl)
- Unit testing framework (py.test, UVM/OVM)
- Distributed version control (Git, Mercurial)
- Cloud-based collaboration (GitHub, Bitbucket)
- Continuous integration (TravisCI)

○ ○ ○ (		
i job #20.1 - comen-eccore x	s-ci.com/cornell-ece5745/ece5745-labs/jobs/16203516	Q☆ =
Travis Cl Blog Status Help	Legal	Christopher Batten
Search all repositories	cornell-ece5745/ece5745-labs 🔿 🖽 pessing	
My Repositories Running (0/0) +	Current Branches Build History Pull Requests > Build #26 Job #26.1	🗱 Settings 👻
<ul> <li>✓ cornell-ece5745/project-group # 10</li> <li>○ Duration: 3 min 24 sec</li> <li>☐ Finished: about 7 hours ago</li> </ul>	◆ ₩ Con ₩ Con ₩ Con	e passed nmit 0bfba05 npare 2381ee30bfba0 for 3 min 18 sec
<ul> <li>✓ cornell-ece5745/project-group # 5</li> <li>○ Duration: 3 min 38 sec</li> <li>☐ Finished: about 11 hours ago</li> </ul>	Christopher Batten authored and committed  Christopher Batten authored and committed  X <sup>±</sup> Remo	ut 20 hours ago ove Log J= Download Log
<ul> <li>✓ cornell-ece5745/project-group # 19</li> <li>○ Duration: 3 min 45 sec</li> <li>③ Finished: about 12 hours ago</li> </ul>	1 Using worker: worker-linux-docker-383elcef.prod.travis-ci.com:travis-linux 3 Build system information	
<ul> <li>✓ cornell-ece5745/project-group # 70</li> <li>○ Duration: 3 min 18 sec</li> <li>③ Finished: about 12 hours ago</li> </ul>	66 67 Installing an SSB key from: default repository key 68 Key fingerprint: da:fa:95:0b:e2:48:ad:04:2c:13:86:21:cd:13:21:11 69 ▶ 70 \$ git clonedepth=50branch=master git@github.com:cornell-	git.checkout 1.15s
<ul> <li>cornell-ece5745/project-group # 26</li> <li>Duration: 4 min 15 sec</li> <li>Finished: about 12 hours ago</li> </ul>	<ul> <li>81</li> <li>82 This job is running on container-based infrastructure, which does not allo and setguid executables.</li> <li>83 If you require sudo, add 'sudo: required' to your .travis.yml</li> <li>84 See http://docs.travis-ci.com/user/workers/container-based-infrastructure/</li> </ul>	en en la seconda de seconda de 1919 - Maria Seconda
<ul> <li>cornell-ece5745/project-group # 16</li> <li>Duration: 3 min 14 sec</li> <li>Finished: about 13 hours ago</li> </ul>	<pre>86 Setting environment variables from .travis.yml 87 \$ export TEST_OPTS=** 88 89 \$ source -/virtualenv/python2.7/bin/activate 90 \$ pythonversion</pre>	0.004
<ul> <li>✓ cornell-ece5745/project-group # 5</li> <li>○ Duration: 3 min 43 sec</li> <li>☐ Finished: about 13 hours ago</li> </ul>	91 Python 2.7.9 92 \$ pipvernion 93 pip 6.0.7 from /home/travis/virtualenv/python2.7.9/lib/python2.7/site-pack 94 \$ wgetquiet http://brg.csl.cornell.edu/artifacts/verilator- 95 \$ tar xfz verilator-travis.tar.gz 96 \$ \$ export VERILATOR_ROOT-\${(PhD)/verilator-3.864	install.1 93.46s install.2 1.41s install.3 0.00s
<ul> <li>✓ cornell-ece5745/project-group # 22</li> <li>○ Duration: 7 min 47 sec</li> <li>☐ Finished: about 15 hours ago</li> </ul>	<pre>&gt; 97 \$ export PATH=\$(VERILATOR_ROOT)/bin\$5ATH</pre>	install.4 0.000 install.5 0.000 install.6 0.000 install.7 9.67s before_script.1 0.000 before_script.2 0.000 (8.010
✓ cornell-ece5745/project-group # 3	107 a brite a	FEEDBACK & SUPPORT

Application

Algorithm

PL

OS

ISA

μArch

RTL

Gates

Circuits

Devices

Technology


## **Take-Away Points**

- Computer engineering is an iterative process involving designing and modeling systems, evaluating trade-offs between various design alternatives, which in turn motivates designing and modeling new systems
- Design principles such as modularity, hierarchy, modularity, encapsulation, regularity, and extensibility and design methodologies such as waterfall and agile hardware development can help manage the significant complexity inherent in building modern computing systems

### **ECE 4750 Computer Architecture**

http://www.csl.cornell.edu/courses/ece4750

- Part 1: Fundamental Processors FSM processors; pipelined processors; structural, data, and control hazards
- Part 2: Fundamental Memories memory technology; cache hierarchies; pipelined cache microarchitecture
- Part 3: Fundamental Networks torus and butterfly topologies; routing algorithms; flow control; pipelined router microarchitecture



- Part 4: Advanced Processors superscalar execution; branch prediction; out-of-order execution; register renaming; memory disambiguation; VLIW, vector, and multithreaded processors
- Part 5: Advanced Memories non-blocking caches; memory coherence, synchronization, consistency; memory translation, protection, virtualization